Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2011-07-12
2011-07-12
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S148000, C327S149000, C327S158000, C327S161000, C327S261000, C327S284000, C327S288000, C327S538000, C327S543000
Reexamination Certificate
active
07977985
ABSTRACT:
An improved bias generator incorporates a reference voltage and/or a reference current into the generation of bias voltages. In some cases, the output of a biased delay element has a constant voltage swing. A delay line of such constant output voltage swing delay elements may be shown to provide reduced power consumption compared to some known self-biased delay lines. Furthermore, in other cases, providing the reference current to a novel bias generator allows a delay line of delay elements biased by such a novel bias generator to show reduced sensitivity to operating conditions, reduced sensitivity to variation in process parameters and improved signal quality, thereby providing more robust operation.
REFERENCES:
patent: 5399995 (1995-03-01), Kardontchik et al.
patent: 5515012 (1996-05-01), Bhushan et al.
patent: 5717362 (1998-02-01), Maneatis et al.
patent: 5727037 (1998-03-01), Maneatis
patent: 6556088 (2003-04-01), Dietl et al.
patent: 6686788 (2004-02-01), Kim et al.
patent: 6747507 (2004-06-01), Sadate et al.
patent: 6777995 (2004-08-01), Harrison
patent: 6831492 (2004-12-01), Abbasi et al.
patent: 6873214 (2005-03-01), Harwood
patent: 6903586 (2005-06-01), Abbasi et al.
patent: 6985045 (2006-01-01), Zhang et al.
patent: 7078977 (2006-07-01), Maneatis
patent: 7112990 (2006-09-01), Waldstein et al.
patent: 7176737 (2007-02-01), Baker et al.
patent: 7205813 (2007-04-01), Kang
patent: 7251305 (2007-07-01), Gauthier et al.
patent: 7403057 (2008-07-01), Cranford et al.
patent: 2002/0101292 (2002-08-01), Maneatis
patent: 2003/0206066 (2003-11-01), Harwood
patent: 2004/0104764 (2004-06-01), Sadate et al.
patent: 2004/0135639 (2004-07-01), Maneatis
patent: 2004/0135640 (2004-07-01), Maneatis
patent: 2005/0007157 (2005-01-01), Harrison
patent: 2006/0012441 (2006-01-01), Maneatis
patent: 2006/0022760 (2006-02-01), Wu et al.
patent: 2008/0265970 (2008-10-01), Vlasenko
Maneatis, John G. and Horowitz, Mark A.; Precise Delay Generation Using Coupled Oscillators, IEEE Journal of Solid-State Circuits, Dec. 1993, vol. 28. No. 12, Stanford University, Stanford, CA, USA.
Maneatis, John G., Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques, IEEE Journal of Solid-State Circuits, Nov. 1996, vol. 31. No. 11, Silicon Graphics Inc., Mountain View , CA, USA.
Donovan Lincoln
Mosaid Technologies Incorporated
O'Neill Patrick
Ridout & Maybee LLP
LandOfFree
Bias generator providing for low power, self-biased delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bias generator providing for low power, self-biased delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bias generator providing for low power, self-biased delay... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2643810