Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2007-01-16
2007-01-16
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S536000, C327S537000
Reexamination Certificate
active
11038134
ABSTRACT:
A bias generator unit is provided that includes a central bias generator to provide a bias voltage, a local bias generator to receive the bias voltage and a reference voltage and to provide a forward body bias signal or a reverse body bias signal. The bias generator may include a charge pump to output (or provide) a reference voltage to a reference generator, which in turn provides reference signals to the central bias generator. As a result, the local bias generator may control the body bias signal provided by the local bias generator.
REFERENCES:
patent: 5557231 (1996-09-01), Yamaguchi et al.
patent: 6218895 (2001-04-01), De et al.
patent: 6366156 (2002-04-01), Narendra et al.
patent: 6448840 (2002-09-01), Kao et al.
patent: 6469572 (2002-10-01), Bruneau et al.
patent: 6774665 (2004-08-01), Amick et al.
patent: 6885234 (2005-04-01), Ando
patent: 7030681 (2006-04-01), Yamazaki et al.
James W. Tschanz et al. “Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage;” IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002; pp. 1396-1402.
Stefanos Sidiropoulos et al., “A Semidigital Dual Delay-Locked Loop;” IEEE Journal of Solid-State Circuits, vol. 32, Nol. 11, Nov. 1997; pp. 1683-1692.
John G. Maneatis; Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques; IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996; pp. 1723-1732.
David J. Foley et al., “A 3.3V, 1.6GHz, Low-Jitter, Self-Correcting DLL Based Clock Synthesizer in 0.5 μm CMOS;” IEEE International Symposium on Circuits and Systems, May 28-31, 2000, Geneva, Switzerland, pp. II-249-II-252.
De Vivek K.
Kommandur Badarinath
Narendra Siva G.
Tang Stephen H.
Tschanz James W.
Callahan Timothy P.
Fleshner & Kim LLP
Nguyen Hai L.
LandOfFree
Bias generator for body bias does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bias generator for body bias, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bias generator for body bias will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3725740