Bias circuitry for cascode transistor circuit

Details Bias circuitry for cascode transistor circuit Bias circuitry for cascode transistor circuit

2006-03-30

2008-03-25

Pascal, Robert (Department: 2817)

Amplifiers

With semiconductor amplifying device

Including combined diverse-type semiconductor device

C330S296000

Reexamination Certificate

active

07348855

ABSTRACT:
An integrated circuit includes a composite transistor including at least a first transistor of a first technology type having a first group of intrinsic properties and a second transistor of a second technology type having a second group of the intrinsic properties, at least one of the intrinsic properties of the second group being substantially different than a corresponding intrinsic property of the first group, the second transistor having a first electrode coupled to a supply voltage, a second electrode coupled to a first electrode of the first transistor, and a control electrode coupled to a bias voltage conductor and also coupled to a control electrode and a second electrode of the first transistor. A source of bias current is coupled to the bias voltage conductor and is also coupled to the second electrode of the second transistor. A bias voltage across the composite transistor is produced on the bias voltage conductor to bias a cascode transistor of the first technology type. A signal transistor of the second technology type is coupled to the first electrode of the cascode transistor.

REFERENCES:
patent: 5587687 (1996-12-01), Adams
patent: 6188269 (2001-02-01), Hauser
patent: 6265929 (2001-07-01), Hauser
patent: 6388476 (2002-05-01), Isobe et al.
patent: 6392492 (2002-05-01), Yuan
patent: 6531923 (2003-03-01), Burns
patent: 6664842 (2003-12-01), Pobanz
patent: 6693492 (2004-02-01), Desize
patent: 6917336 (2005-07-01), Rowser et al.
patent: 6924701 (2005-08-01), Bhandari
patent: 61117920 (1986-06-01), None
“A Low-Voltage CMOS Bandgap Reference”, Eric A. Vittoz and Oliver Neyroud, IEEE Journal of Solid-State Curcuits, vol. SC-14, No. 3, Jun. 1979, pp. 573-577.
“High-Frequency CMOS Switched-Capacitor Filters for Communications Application”, Choi et al.; IEEE Journal of Solid-State Circuits, vol. SC-18, No. 6, Dec. 1983, pp. 652-664.
“CMOS Low-Power Analog Circuit Design”, Christian C. Enz and Eric A. Vittoz, Emerging Technologies, pp. 79-133.
“Introduction To CMOS Op-Amps and Comparators”, Roubik Gregorian, John Wiley & Sons, Inc., 1999, pp. 48-63.
“Series-Parallel Association of FET's for High Gain and High Frequency Applications”, Galup-Montoro et al., IEEE Journal of Solid-State Circuits, vol. 29, No. 9, Sep. 1994, pp. 1094-1101.

Affiliated with

Also associated with

Rating

Bias circuitry for cascode transistor circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bias circuitry for cascode transistor circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bias circuitry for cascode transistor circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3971544