Bias circuit for flash analog to digital converter circuits

Details Bias circuit for flash analog to digital converter circuits Bias circuit for flash analog to digital converter circuits

1998-07-15

2000-07-18

Young, Brian

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

H03M 136

Patent

active

060913533

ABSTRACT:
A bias circuit for a flash A/D converter having a first bus line and a second bus line includes a voltage reference operatively coupled to an operational amplifier circuit. The bias circuit further includes a first transistor, a second transistor, a first load resistor and a second load resistor. The collectors of the first transistor and second transistor are coupled to a supply voltage source through the first load resistor and second load resistor, respectively. The emitters of the first and second transistors are coupled to the first and second bus lines respectively. One of the first and second bus lines is coupled to the operational amplifier, providing a signal for negative feedback. A first current bypass circuit is coupled from the supply voltage source to the first bus line and provides a first current which is substantially equal to the quiescent current of the first bus line. A second current bypass circuit is coupled from the supply voltage source to the second bus line and provides a second current. The second current is less than the quiescent current of the second bus line by a magnitude substantially equal to the load current of one comparator attached to the bus lines. The voltage on the first bus line and second bus line are substantially equal and substantially constant. A differential voltage is developed across the collectors of the first transistor and the second transistor which is responsive to a change in current in the first and second bus lines.

REFERENCES:
patent: 5889487 (1999-03-01), Burns et al.
patent: 6002356 (1999-12-01), Cooper
Error Suppressing Encoder Logic of FCDL in a 6-b Flash A/D Converter Ono et al., IEEE Journal of Solid State Circuits, vol. 32, No. 9, pp. 1460-1464, Sep. 1997.
A 400-MHZ Input Flash Converter With Error Correction, Mangelsdorf, IEEE Journal of Solid State Circuits, vol. 25, No. 1, pp 184-191, Feb. 1990.
A 10-b 300 MHZ Interpolatd-Parallel A/D Converter, Kimura et al., IEEE Journal of Solid State Circuits, vol. 28, pp. 438-446, Apr. 1993.

Affiliated with

Also associated with

Rating

Bias circuit for flash analog to digital converter circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bias circuit for flash analog to digital converter circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bias circuit for flash analog to digital converter circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2041146