Amplifiers – With semiconductor amplifying device – Including gain control means
Reexamination Certificate
2011-03-29
2011-03-29
Choe, Henry K (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including gain control means
C330S279000
Reexamination Certificate
active
07915955
ABSTRACT:
The invention discloses a bias balancing circuit. The bias balancing circuit is used for balancing an output voltage outputted by an amplifier module. The amplifier module has a variable gain. The bias balancing circuit comprises a comparator and a voltage selector. The comparator is used for comparing the output voltage and a reference voltage, to generate a comparison signal. The voltage selector is used for generating a selected voltage according to the comparison signal. When the variable gain is changed to result in an offset from the output voltage to the reference voltage, the bias balancing circuit is capable of balancing the output voltage toward the reference voltage by the selected voltage.
REFERENCES:
patent: 5083096 (1992-01-01), Miyazaki
patent: 5194823 (1993-03-01), Wendt et al.
patent: 6788138 (2004-09-01), Suzuki
patent: 6977550 (2005-12-01), Ishida et al.
patent: 7495513 (2009-02-01), Dally et al.
patent: 7595692 (2009-09-01), Ishida
Amazing Microelectronic Corp.
Choe Henry K
Patterson & Sheridan LLP
LandOfFree
Bias balancing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bias balancing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bias balancing circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2747106