Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Pulse repetition rate
Reexamination Certificate
2007-03-27
2007-03-27
Malzahn, D. H. (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Pulse repetition rate
Reexamination Certificate
active
10453901
ABSTRACT:
The invention is directed to a bi-quad filter circuit configured with sigma-delta devices that operate as binary rate multipliers (BRMs). Unlike conventional bi-quad filter circuits, the invention provides a bi-quad filter configured with a single-bit BRM. In another embodiment, the invention further provides a bi-quad filter configured with multiple-bit BRMs.
REFERENCES:
patent: 3701890 (1972-10-01), Dummermuth
patent: 3806718 (1974-04-01), Stewart
patent: 4117541 (1978-09-01), Ali
patent: 4145743 (1979-03-01), DiCiurcio
patent: 4209771 (1980-06-01), Miyata et al.
patent: 4209773 (1980-06-01), Everard
patent: 4484178 (1984-11-01), Lovgren et al.
patent: 4646322 (1987-02-01), Flanagin et al.
patent: 4834374 (1989-05-01), Nakamura et al.
patent: 4961059 (1990-10-01), Anderson
patent: 6031428 (2000-02-01), Hill
patent: 6072843 (2000-06-01), Baker et al.
patent: 6076096 (2000-06-01), Salomon et al.
patent: 6590733 (2003-07-01), Wilson et al.
Weller, Pulse-Code Modulation to Voice Conversion-Binary Rate Multiplier Differential Pulse-Code-Modulator Decoder, IEEE Transactions On Communication Technology, Dec. 1971, vol. col. 19, No. 6, pp. 1064-1069.
Consumer Microcircuits Limited, FX-209 Adaptive Delta Modulation Encoder or Decoder, Pre-Publication Product Information Extract.
Johns D A et al, “Highly Selective Analog Filters Using /spl Delta spl Sigma/ Based IIR Filtering,” Proceedings of the International Symposium on Circuits and Systems Chicago, May 3-6, 1993, New York, IEEE, US, vol. 2, pp. 1302-1305, ISBN: 0-7803-1281-3.
Johns D A et al, “Design and Analysis of Delta-Sigma Based IIR Filters,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, IEE Inc, New York, US, vol. 4, No. 4, Apr. 1993, pp. 233-240, ISSN: 1057-7130.
Fernandes L et al, “Programmable IIR Bitstream Filters,” Circuits and Systems, Proceedings of the 38th Midwest Symposium on Rio De Janeiro, Brazil Aug. 13-16, 1995, New York, NY, USA, IEE, vol. 1, pp. 576-579, ISBN: 0-7803-2972-4.
ESS Technology, Inc.
Haynes Beffel & Wolfeld LLP
Malzahn D. H.
LandOfFree
Bi-quad digital filter configured with a bit binary rate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bi-quad digital filter configured with a bit binary rate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-quad digital filter configured with a bit binary rate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3793696