Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1984-08-22
1988-02-16
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307446, 307459, 307477, H03K 1902, H03K 19091, G06F 738
Patent
active
047257458
ABSTRACT:
An integrated programmable logic array formed within a single silicon chip comprises a combination of a logical product gate array and a logical summation gate array. The logical product gate array is equipped with a plurality of MIS field-effect transistors whose gates are selectively driven by a plurality of input signals. Source-drain paths of these transistors are connected in series. The logical summation gate array is equipped with a plurality of inverted bipolar transistors having collector-emitter paths which are connected in parallel.
REFERENCES:
"Low-Power Blended Transistor Logic Circuit", I.B.M. Tech. Disc. Bul., vol. 17, No. 10, Mar. 1975.
Furihata Makoto
Kondo Shizuo
Minamimura Eiji
Ogura Setsuo
Heyman John S.
Hitachi , Ltd.
Wambach M. R.
LandOfFree
Bi-MOS PLA does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bi-MOS PLA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-MOS PLA will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2222449