Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1998-12-15
2000-07-04
Monin, Jr., Donald L.
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257907, 257908, H01L 2710
Patent
active
060843071
ABSTRACT:
There is a bi-level bit line architecture. Specifically, there is a DRAM memory cell and cell array that allows for six square feature area (6F.sup.2) cell sizes and avoids the signal to noise problems. Uniquely, the digit lines are designed to lie on top of each other like a double decker overpass road. Additionally, this design allows each digit line to be routed on both conductor layers, for equal lengths of the array, to provide balanced impedance. Now noise will appear as a common mode noise on both lines, and not as differential mode noise that would degrade the sensing operation. Furthermore, digit to digit coupling is nearly eliminated because of the twist design.
REFERENCES:
patent: 4536947 (1985-08-01), Bohr et al.
patent: 4742018 (1988-05-01), Kimura et al.
patent: 4914502 (1990-04-01), Lebowitz et al.
patent: 4967396 (1990-10-01), Kajigaya et al.
patent: 4970564 (1990-11-01), Kimura et al.
patent: 5014110 (1991-05-01), Satoh
patent: 5107459 (1992-04-01), Chu et al.
patent: 5138412 (1992-08-01), Hieda et al.
patent: 5170243 (1992-12-01), Dhong et al.
patent: 5206183 (1993-04-01), Dennison
patent: 5208180 (1993-05-01), Gonzalez
patent: 5243558 (1993-09-01), Saeki
patent: 5315542 (1994-05-01), Melzner
patent: 5396450 (1995-03-01), Takashima et al.
patent: 5499205 (1996-03-01), Ahn et al.
patent: 5534732 (1996-07-01), DeBrosse et al.
patent: 5581126 (1996-12-01), Moench
patent: 5625234 (1997-04-01), Suzuki et al.
patent: 5670815 (1997-09-01), Childs et al.
patent: 5864181 (1999-01-01), Keeth
Daisaburo Takashima et al.; "Open/Folded Bit-Line Arrangement for Ultra High-Density DRAMS"; ULSI Research Center, Toshiba Corp.; pp. 89-90.
J.H. Ahn et al.; "Bi-Directional Matched Global Bit Line Scheme for High Density DRAMS"; Research & Development Lab., Goldstar Electronic Company, pp. 91-92.
Katsutaka Kimura et al.; "A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi-Folded Data-Line Architecture"; IEEE Journal of Solid States Circuits, vol. 26, No. 11; Nov. 1991; pp. 1511-1518.
Hideto Hidaka et al.; "A Divided/Shared Bit-Line Sensing Scheme for ULSI DRAM Cores"; IEEE Journal of Solid-State Circuits, vol. 26, N. 4; Apr. 1991; pp. 473-477.
T. Hamada et al.; "A Split-Level Diagonal Bit-Line (SLDB) Stacked Capacitor Cell for 256MbDRAMS"; 1992 IEEE; pp. 32.1.1-32.1.4.
IBM Technical Disclosure Bulletin, vol. 30, No. 3, Aug. 1987, pp. 1314-1315.
IBM Technical Disclosure Bulletin, vol. 30, No. 11, Apr. 1988, pp. 246-248.
Micro)n Technology, Inc.
Monin, Jr. Donald L.
LandOfFree
Bi-level digit line architecture for high density DRAMS does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bi-level digit line architecture for high density DRAMS, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bi-level digit line architecture for high density DRAMS will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1489108