Behavioral synthesis links to logic synthesis

Details Behavioral synthesis links to logic synthesis Behavioral synthesis links to logic synthesis

1995-05-12

2000-02-15

Teska, Kevin J.

Boots, shoes, and leggings

364578, 364488, 364489, 364490, 364491, G06F 1900

Patent

active

060262192

ABSTRACT:
A method and an apparatus for coupling the results of behavioral synthesis with those of logic synthesis. It uses a timing verifier to precalculate the timing characteristics of a circuit for use by behavioral synthesis. Timing for control chaining is included in the precalculated timing characteristics. Once behavioral synthesis is complete, logic synthesis is informed of timing constraints introduced by behavioral synthesis.

REFERENCES:
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4827427 (1989-05-01), Hyduke
patent: 4882690 (1989-11-01), Shinsha et al.
patent: 5029102 (1991-07-01), Drumm et al.
patent: 5095441 (1992-03-01), Hooper et al.
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5128871 (1992-07-01), Schmitz
patent: 5150308 (1992-09-01), Hooper et al.
patent: 5151867 (1992-09-01), Hooper et al.
patent: 5168455 (1992-12-01), Hooper
patent: 5175843 (1992-12-01), Casavant et al.
patent: 5222029 (1993-06-01), Hooper et al.
patent: 5237513 (1993-08-01), Kaplan
patent: 5359537 (1994-10-01), Saucier et al.
patent: 5377122 (1994-12-01), Werner et al.
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5544066 (1996-08-01), Rostoker et al.
patent: 5684709 (1997-11-01), Stoll
Kuehlmann, A. et al. "Timing Analysis in High-Level Synthesis," Proceedings of the IEEE/ACM International Conference on Computer AI Design (ICCAD), Santa Clara, CA., Nov. 8-12, 1992, pp. 349-354.
Gajski, D.D. et al. "Introduction to High-Level Synthesis," IEEE Design & Test of Computers, vol. 11, No. 4, Dec. 21, 1994, pp. 44-54.
Baldwin, D. et al. "Constraint Sensitive Scheduling in RASP, "SIGDA Newsletter, vol. 21, No. 2, Oct. 1, 1991, pp. 50-59.
Narayan, S. et al. "System Clock Estimation Based on Clock Stack Minimization," Proceedings of the European Design Automation Conference (EURO-DAC), Hamburg, Sep. 7-10, 1992, pp. 66-71.
Camposano, R. "Path-Based Scheduling for Synthesis," IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, vol. 10, No. 1, Jan. 1, 1991, pp. 85-93.
Raul Camposano, "Design Process Model in the Yorktown Silicon Compiler," Proceedings of the 25th ACM/IEEE Design Automation Conference, 1988, pp. 489-494.
Brian Ebert et al., "SeeSaw: A Verilog Synthesis Viewer," 2nd Annual International Verilog HDL Conference. Design Excellence for Today and Tomorrow; Santa Clara, CA, Mar. 2, 1993, pp. 55-60.
Milind Girkar et al., "Optimization of Data/Control Conditions in Task Graphs," publication date unknown, pp. 1-15.
Brent Gregory et al., "ISIS: A System for Performance Driven Resource Sharing," Proceedings of the 29th ACM/IEEE Design Automation Conference, Jun. 1992, pp. 285-290.
Michael C. McFarland et al., "The High-Level Synthesis of Digital Systems," Proceedings of the IEEE, vol. 78, No. 2, Feb. 1990, pp. 301-318.
Monica Sin-Ling Lam, "A Systolic Array Optimizing Compiler," May 1987, pp. 1-138.
Leon Stok, "False Loops through Resource Sharing," IEEE, 1992, pp. 345-348.

Affiliated with

Also associated with

Rating

Behavioral synthesis links to logic synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Behavioral synthesis links to logic synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Behavioral synthesis links to logic synthesis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1912577