Boots – shoes – and leggings
Patent
1983-05-16
1986-06-03
Wise, Edward J.
Boots, shoes, and leggings
364300, G06F 1546
Patent
active
045933626
ABSTRACT:
A wire packing method for packing wire segments in wiring bays of large-scale integrated circuit devices and integrated circuit devices produced employing such a method. Each wiring segment to be placed in a channel of a wiring bay is assigned a score in accordance with criteria developed for the particular application. The start point, end point and a segment identifier is recorded for each segment to be packed. For each channel, segments which can be considered candidates for packing in that channel are extracted from the list. For that channel, moving forwardly from one end of the channel, at the end point of each segment, a total score is calculated by adding to the score of that segment a best score occurring before the start point of the segment. If the total score exceeds a present value of a best string score for nonoverlapping segments, the present value of the best string score is replaced by the new total score, otherwise the present value of the best string score is retained. When the other end of the bay is reached, moving back towards the first end, segments are assigned to the channel for which the total score therefor exceeded the then-present value of the best string score and which do not overlap already-assigned segments.
REFERENCES:
patent: T940013 (1975-11-01), Ho
patent: T940020 (1975-11-01), Brechling et al.
patent: 3567914 (1971-03-01), Neese et al.
patent: 3702004 (1972-10-01), Eskew et al.
patent: 3908118 (1975-09-01), Micka
patent: 4263651 (1981-04-01), Donath et al.
Automatic Artwork Generation for Large Scale Integration; P. W. Cook et al, IEEE Journal of Solid-State Circuits, Dec. 1967, pp. 190-196.
Computer-Aided Wiring Designs; J. L. Kallas, Bell Laboratories Record, Nov. 1964, pp. 343-349.
Bergeron Paul H.
Carpenter Kurt D.
Hickson, Jr. Jerome B.
Jackson Roger K.
Lallier Keith W.
International Business Machines - Corporation
Wise Edward J.
LandOfFree
Bay packing method and integrated circuit employing same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bay packing method and integrated circuit employing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bay packing method and integrated circuit employing same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1235801