Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – Having specific type of active device
Patent
1991-06-18
1994-02-22
Hille, Rolf
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
Having specific type of active device
257208, 257210, H01L 2702, H01L 2710
Patent
active
052890210
ABSTRACT:
A highly efficient CMOS cell structure for use in a metal mask programmable gate array, such as a sea-of-gates type gate array, is disclosed herein. In a basic cell, in accordance with one embodiment of the invention, three or more sizes of N-channel transistors and three or more sizes of P-channel transistors are used. The larger size transistors are incorporated in a drive section of a cell, while the smaller size transistors are incorporated in each compute section of a cell. The particular transistors in the compute and drive sections and the arrangements of the compute and drive sections provide a highly efficient use of silicon real estate while enabling the formation of a wide variety of macrocells to be formed.
REFERENCES:
patent: 4069494 (1978-01-01), Grundy
patent: 4611236 (1986-09-01), Sato
patent: 4649294 (1987-03-01), McLaughlin
patent: 4682202 (1987-07-01), Tanizawa
patent: 4727266 (1988-02-01), Fujii et al.
patent: 4791320 (1988-12-01), Kawata et al.
patent: 4804868 (1989-02-01), Masuda et al.
patent: 4816887 (1989-03-01), Sato
patent: 4829200 (1989-05-01), Downey
patent: 4945395 (1990-07-01), Suehiro
patent: 4965651 (1990-10-01), Wagner
patent: 5038192 (1991-08-01), Bonneau et al.
patent: 5055716 (1991-10-01), El Gamal
patent: 5060046 (1991-10-01), Shintani
patent: 5072285 (1991-12-01), Ueda et al.
Sporck et al., "A CMOS Master Slice Chip With Versatile Design Features", 1984 IEEE.
Battista et al., "Multiple Function (I/O) Cell Layout", IBM Technical Disclosure Bulletin, vol. 22, No. 7, Dec. 1979.
IBM Technical Disclosure Bulletin, IBM Corp. 1986, vol. 28, No. 8, Jan. 1986, pp. 3358-3561.
Hille Rolf
Saadat Mahshid
SiArc
LandOfFree
Basic cell architecture for mask programmable gate array with 3 does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Basic cell architecture for mask programmable gate array with 3 , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Basic cell architecture for mask programmable gate array with 3 will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-173775