Electrical computers and digital processing systems: processing – Processing architecture – Distributed processing system
Reexamination Certificate
2011-06-28
2011-06-28
Pan, Daniel (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Distributed processing system
C712S030000
Reexamination Certificate
active
07971029
ABSTRACT:
A barrier synchronization device for realizing barrier synchronization of at least 2 processor cores belonging to a same synchronization group among a plurality of processor cores is included in a multi-core processor having a plurality of processor cores, and when two or more processor cores in that multi-core processor belong to the same synchronization group, the included barrier synchronization device is used for realizing barrier synchronization.
REFERENCES:
patent: 5634071 (1997-05-01), Dewa et al.
patent: 5940856 (1999-08-01), Arimilli et al.
patent: 5978830 (1999-11-01), Nakaya et al.
patent: 7191294 (2007-03-01), Nakamura et al.
patent: 7277989 (2007-10-01), Chaudhry et al.
patent: 7356653 (2008-04-01), von Praun et al.
patent: 2003/0214845 (2003-11-01), Yamazaki
patent: 2005/0050374 (2005-03-01), Nakamura et al.
patent: 2005/0154831 (2005-07-01), Steely et al.
patent: 2006/0212868 (2006-09-01), Takayama et al.
patent: 2006/0248263 (2006-11-01), Tanigawa
patent: 2-144657 (1990-06-01), None
patent: 6-187303 (1994-07-01), None
patent: 9-6734 (1997-01-01), None
patent: 10-240549 (1998-09-01), None
patent: 2005-71109 (2005-03-01), None
patent: 2005-316679 (2005-11-01), None
patent: 2006-259821 (2006-09-01), None
Depetro Matthew
Ukai Masaki
Unno Hideyuki
Fujitsu Limited
Fujitsu Patent Center
Pan Daniel
LandOfFree
Barrier synchronization method, device, and multi-core... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Barrier synchronization method, device, and multi-core..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Barrier synchronization method, device, and multi-core... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2632289