Barrier layers for conductive features

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S753000, C257SE23155, C438S627000, C438S643000

Reexamination Certificate

active

07875977

ABSTRACT:
Barrier layers for conductive features and methods of formation thereof are disclosed. A first barrier material is deposited on top surfaces of an insulating material, and a second barrier material is deposited on sidewalls of the insulating material, wherein the second barrier material is different than the first barrier material. The first barrier material induces grain growth of a subsequently deposited conductive material at a first rate, and the second barrier material induces grain growth of the conductive material at a second rate, wherein the second rate is slower than the first rate.

REFERENCES:
patent: 5221449 (1993-06-01), Colgan et al.
patent: 6140234 (2000-10-01), Uzoh et al.
patent: 6281121 (2001-08-01), Brown et al.
patent: 6291885 (2001-09-01), Cabral et al.
patent: 6297154 (2001-10-01), Gross et al.
patent: 6380083 (2002-04-01), Gross
patent: 6437440 (2002-08-01), Cabral, Jr. et al.
patent: 6607977 (2003-08-01), Rozbicki et al.
patent: 6727592 (2004-04-01), Woo et al.
patent: 6753610 (2004-06-01), Fukiage
patent: 6992390 (2006-01-01), Edelstein et al.
patent: 2003/0087490 (2003-05-01), Abe
patent: 2003/0089597 (2003-05-01), Tang et al.
patent: 2003/0143841 (2003-07-01), Yang et al.
patent: 2004/0131878 (2004-07-01), Seet et al.
patent: 2004/0251556 (2004-12-01), Yang et al.
patent: 0 751 566 (1997-01-01), None
patent: 0 982 771 (2000-03-01), None
Barnat, E.V., et al., “Real Time Copper Resistivity Measurements During Sputter Deposition,” Interconnect Technology Conference, 2001, pp. 24-26, IEEE.
Jiang, Q.T., et al., “Line Width Dependence of Copper Resistivity,” Interconnect Technology Conference, 2001, pp. 227-229, IEEE.
Zschech, E., et al., “Microstructure Characterization of Metal Interconnects and Barrier Layers: Status and Future,” Interconnect Technology Conference, 2000, pp. 233-235, IEEE.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Barrier layers for conductive features does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Barrier layers for conductive features, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Barrier layers for conductive features will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2732543

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.