Boots – shoes – and leggings
Patent
1995-05-25
1998-02-24
Pan, Daniel H.
Boots, shoes, and leggings
39520015, 364DIG1, 364DIG2, 370390, G06F 1338, G06F 1516
Patent
active
057219214
ABSTRACT:
Method and apparatus for facilitating barrier and eureka synchronization in a massively parallel processing system. The present barrier/eureka mechanism provides a partitionable, low-latency, immediately reusable, robust mechanism which can operate on a physical data-communications network and can be used to alert all processor entities (PEs) in a partition when all of the PEs in that partition have reached a designated barrier point in their individual program code, or when any one of the PEs in that partition has reached a designated eureka point in its individual program code, or when either the barrier or eureka requirements have been satisfied, which ever comes first. Multiple overlapping barrier/eureka synchronization partitions are available simultaneously through the use of a plurality of parallel barrier/eureka synchronization domains. The present barrier/eureka mechanism may be implemented on either a dedicated barrier network, or superimposed as a virtual barrier/eureka network operating on a physical data-communications network which is also used for data interchange, operating system functions, and other purposes.
REFERENCES:
patent: 4933933 (1990-06-01), Dally et al.
patent: 5036459 (1991-07-01), Den et al.
patent: 5105424 (1992-04-01), Flaig et al.
patent: 5157692 (1992-10-01), Horie et al.
patent: 5161156 (1992-11-01), Baum et al.
patent: 5276899 (1994-01-01), Neches
patent: 5365228 (1994-11-01), Childs et al.
patent: 5434995 (1995-07-01), Oberlin et al.
"Turning Eureka Steps into Calculations in Automatic Program", UK IT, 1990 (IEE Conf. Pub. 316);A Bundy et al.; pp. 221-226.
Hiroaki Ishihata, et al., "Architecture of Highly Parallel AP1000 Computer", Scripta Technica, Inc., Systems and Computers in Japan 24, No. 7,, pp. 69-76, (1993).
Matthew T. O'Keefe, et al., "Static Barrier MIMD: Architecture and Performance Analysis", Journal of Parallel and Distributed Computing No. 2, pp. 126-132, (Mar. 25, 1995).
Bradley R. Carlile, "Algorithms and Design: The CRAP APP Shared-Memory System", Comcon Spring '93, pp. 312-320, Feb. 22, 1993, San Francisco, CA.
Rajiv Gupta, et al., "High speed Synchronization of Processors Using Fuzzy Barriers", International Journakl of Parallel Programming 19 (1990) Feb., No. 1, New York, US pp. 53-73.
Min-you Wu, et al., "Do and Forall: Temporal and Spacial Control Structures", Procedings, Third Workshop on Compilers for Parallel Computers, ACPC/TR, Jul. 1992.
Kessler Richard E.
Oberlin Steven M.
Thorson Gregory M.
Cray Research Inc.
Pan Daniel H.
LandOfFree
Barrier and eureka synchronization architecture for multiprocess does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Barrier and eureka synchronization architecture for multiprocess, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Barrier and eureka synchronization architecture for multiprocess will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1881871