Bank assignment for partitioned register banks

Details Bank assignment for partitioned register banks Bank assignment for partitioned register banks

2004-06-30

2008-12-23

Zhen, Wei (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C365S230030

Reexamination Certificate

active

07469404

ABSTRACT:
Operands may be assigned to physical registers within partitioned register banks by identifying possible candidate register banks for an operand. Prior to allocation of the operand to a candidate register bank, conflicts between candidate register banks, if any, may be identified and resolved.

REFERENCES:
patent: 4571678 (1986-02-01), Chaitin
patent: 5659754 (1997-08-01), Grove et al.
patent: 5862385 (1999-01-01), Iitsuka
patent: 5901317 (1999-05-01), Goebel
patent: 6633576 (2003-10-01), Melaragni et al.
patent: 6952760 (2005-10-01), Boucher et al.
patent: 7007271 (2006-02-01), Kumar et al.
patent: 7185329 (2007-02-01), Verbitsky
patent: 2002/0144247 (2002-10-01), Tirumalai et al.
patent: 2003/0095558 (2003-05-01), Chung et al.
Cho et al. “Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST alogrithms”, Jun. 2002, ACM, LCTES/SCOPES '02, pp. 130-138.
Wang et al. “Power Aware Variable Partitioning and Instruction Scheduling for Multiple Memory Banks”, Feb. 2004, IEEE Computer Society, Date '04, vol. 1, pp. 1-6.
Postiff et al. “The store-load address table and speculative register promotion”, Dec. 2000, ACM, pp. 1-10.
Cheng et al. “Code generation of nested loops for DSP processors with heterogeneous registers and structural pipelinging”, Jul. 1999, ACM, TODAES, vol. 4 Ussue 3, pp. 231-256.
G.J. Chaitin, “Register Allocation & Spilling Via Graph Coloring”, In Proc. of the SIGPLAN 82 symposium on Compiler construction, SIGPLAN Notices 17(6), Jun. 1982, pp. 98-105.
Preston Briggs et al., “Coloring Heuristics for Register Allocation”, In Proc. of ACM SIGPLAN'89 Conf. on Prog. Language Design and Implementation, pp. 283-294.
Lal George et al., “Taming the IXP Network Processor”, In Proc ACM SIGPLAN'03 Conf. on Prog. Language Design and Implementation, 12 pages.
Xiaotong Zhuang et al., “Resolving Register Bank Conflicts for a Network Processor”, In Proc. of the 2003 International Conference on Parallel Architecture and Compilation Techniques, pp. 1-10.
Xiaotong Zhuang et al., “Resolving Register Bank Conflicts for a Network Processor,” Proc. of the 12th Int'l Conf. on Parallel Architectures and Compilation Techniques, Sep. 27, 2003, pp. 269-278.
A. Sudarsanam et al., “Simultaneous Reference Allocation in Code Generation for Dual Data Memory Bank ASIPs,” ACM Trans. on Design Automation of Electronic Systems, vol. 5, No. 2, Apr. 2000, pp. 242-264.
A. Sudarsanam et al., “Memory Bank and Register Allocation in Software Synthesis for ASIPs,” Proc. IEEE Int'l Conf. on Computer Aided Design, Nov. 5-9, 1995, pp. 388-392.

Affiliated with

Also associated with

Rating

Bank assignment for partitioned register banks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bank assignment for partitioned register banks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bank assignment for partitioned register banks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4035040