Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing – Computer-to-computer data transfer regulating
Reexamination Certificate
2005-08-30
2005-08-30
Elmore, Reba I. (Department: 2187)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
Computer-to-computer data transfer regulating
C709S238000, C709S245000
Reexamination Certificate
active
06938093
ABSTRACT:
A compute engine allocates data path bandwidth among different classes of packets. The compute engine identifies a packet's class and determines whether to transmit the packet based on the class' available bandwidth. If the class has available bandwidth, the compute engine grants the packet access to the data path. Otherwise, the compute engine only grants the packet access to the data path if none of the other packets waiting for data path access have a class with available bandwidth. After a packet is provided to the data path, the compute engine decrements a bandwidth allocation count for the packet's class. Once the bandwidth count for each class is exhausted, the compute engine sets each count to a respective starting value—reflecting the amount of bandwidth available to a class relative to the other classes. A compute engine employing the above-described bandwidth allocation can be employed to perform different networking services, including but not limited to: 1) virtual private networking; 2) secure sockets layer processing; 3) web caching; 4) hypertext mark-up language compression; 5) virus checking; 6) firewall support; and 7) web switching.
REFERENCES:
patent: 5613136 (1997-03-01), Casavant et al.
patent: 5721855 (1998-02-01), Hinton et al.
patent: 6223260 (2001-04-01), Gujral et al.
patent: 6374329 (2002-04-01), McKinney et al.
patent: 6405289 (2002-06-01), Arimilli et al.
patent: 6430654 (2002-08-01), Mehrotra et al.
patent: 6438134 (2002-08-01), Chow et al.
patent: 6539457 (2003-03-01), Mulla et al.
patent: 2001/0042190 (2001-11-01), Tremblay et al.
patent: 2002/0007443 (2002-01-01), Gharachorloo et al.
patent: 2003/0126233 (2003-07-01), Bryers et al.
Shanley, Tom, “Pentium Pro Processor System Architecture,” PC System Architecture Series, Mindshare, Inc. pp. 1-200 and 461-463.
Harmon, William “32-Bit Bus Master Ethernet Inerface for the 68030 (Using the Macintosh SE/30),” Apr. 1993.
Troutman, Denise “DP83916EB-AT: High Performance AT Compatible Bus Master Ethernet Adapter Card,” Nov. 1992.
Bryers Mark
Gruner Frederick
Hathaway Robert
Elmore Reba I.
Juniper Networks, Inc.
Shumaker & Sieffert P.A.
LandOfFree
Bandwidth allocation for a data path does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bandwidth allocation for a data path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bandwidth allocation for a data path will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3463238