Band buffer display system

Details Band buffer display system Band buffer display system

1983-07-18

1987-07-07

Curtis, Marshall M.

Communications: electrical

Land vehicle alarms or indicators

Internal alarm or indicator responsive to a condition of the...

340747, 340750, 340799, G09G 116

Patent

active

046790381

ABSTRACT:
Pixel representations for each of a plurality of superimposed (or splitscreen) display portions are accumulated in a band buffer prior to being transferred to the display. The actual pixel representations are made available to the band buffer from an image memory, with addresses provided by a display list memory. This system minimizes the need for buffering and high speed storage to service the video, by addressing first the display list memory, then in turn using the content of the display list memory to address the image storage, and then in turn using the content of the image storage as the actual pixel representations for accumulation in the band buffer. Two band buffers operate alternatively. The current band buffer is feeding a band of pixel representations to the video shift register while the next band buffer is accumulating the pixel representations of the subsequent video display band. The band buffer accumulates actual pixel representations equivalent to the related band of the display. The pixel representations sent to the band buffer from image memory are gated by controls which ensure that the proper pixel prevails in the case of a composite display made up of a primary display with a secondary display which might have higher priority, as, for example, a text announcement superimposed over a normal entertainment program image.

REFERENCES:
patent: 3925776 (1975-12-01), Swallow
patent: 3999168 (1976-12-01), Findley et al.
patent: 4005390 (1977-01-01), Findley
patent: 4090260 (1978-05-01), Sinobad
patent: 4093996 (1978-06-01), Hogan et al.
patent: 4094000 (1978-06-01), Brudevold
patent: 4129858 (1978-02-01), Hara
patent: 4146879 (1979-03-01), Nicholson et al.
patent: 4149145 (1979-04-01), Hartke et al.
patent: 4199757 (1980-04-01), Ichimi
patent: 4200869 (1980-04-01), Murayama et al.
patent: 4205310 (1980-05-01), McMann, Jr. et al.
patent: 4217577 (1980-08-01), Roe et al.
patent: 4232376 (1980-11-01), Dion et al.
patent: 4237543 (1980-12-01), Nishio et al.
patent: 4241341 (1980-12-01), Thorson
patent: 4246578 (1981-01-01), Kawasaki et al.
patent: 4250502 (1981-02-01), Klauck et al.
patent: 4258361 (1981-03-01), Hydes et al.
patent: 4342051 (1982-07-01), Suzuki et al.
patent: 4367533 (1983-01-01), Wiener
patent: 4404554 (1983-09-01), Tweedy, Jr. et al.
patent: 4442503 (1984-04-01), Schutt et al.
patent: 4447809 (1984-05-01), Kodama et al.
patent: 4454507 (1984-06-01), Srinavasan
patent: 4587559 (1986-05-01), Longacre, Jr. et al.
Video Display Processor Simulates Three Dimensions, Guttag et al; Electronics; vol. 53, #25, pp. 123-126, 11/80.
D. A. Canton, "Implementation of Refresh Memory in Microprocesor-Controlled Displays", IBM TDB, vol. 25, No. 2, Jul. 1982, p. 843.
P. A. Beaven et al, "Programmable Symbols Technique for Raster-Scanned Display", IBM TDB, vol. 25, No. 2, Jul. 1982, p. 844.

Affiliated with

Also associated with

Rating

Band buffer display system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Band buffer display system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Band buffer display system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1665233