Ball grid array packages for high speed applications

Details Ball grid array packages for high speed applications Ball grid array packages for high speed applications

1993-11-22

1995-08-22

Limanek, Robert P.

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Multiple housings

257720, 257723, 257724, H05K 700

Patent

active

054442966

ABSTRACT:
A package and packaging technique for enhancing performance of critical chips within an electronic device, wherein the critical chips comprise an integrated circuit. The package includes a main package incorporating a first integrated circuit coupled to a substrate board. At least one package having a second integrated circuit is mounted to the main package in order to reduce (i) propagation delay for data to transfer between critical chips within the main package and one of the plurality of packages or between the critical chips within the plurality of packages and (ii) total footprint area. The method for implementing such a package including the steps of packaging the first and second integrated circuits and electrically coupling these integrating circuits together in a mounted position.

REFERENCES:
patent: 5172303 (1992-12-01), Bernardoni et al.
patent: 5239448 (1993-08-01), Perkins et al.

Affiliated with

Also associated with

Rating

Ball grid array packages for high speed applications does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ball grid array packages for high speed applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ball grid array packages for high speed applications will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2143641