Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Solder wettable contact – lead – or bond
Reexamination Certificate
2000-09-01
2003-06-24
Thomas, Tom (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Solder wettable contact, lead, or bond
C257S772000, C257S780000
Reexamination Certificate
active
06583515
ABSTRACT:
FIELD OF THE INVENTION
The present invention is related in general to the field of semiconductor devices and processes and more specifically to structure, materials and fabrication of high-performance, high I/O solder-attached and ball grid array packages.
DESCRIPTION OF THE RELATED ART
Ball Grid Array (BGA) packages have emerged as an excellent packaging solution for integrated circuit (IC) chips with high input/output (I/O) count. BGA packages use sturdy solder balls for surface mount connection to the “outside world” (typically plastic circuit boards, PCB) rather sensitive package leads, as in Quad Flat Packs (QFP), Small Outline Packages (SOP), or Tape Carrier Packages (TCP). Some BGA advantages include ease of assembly, use of surface mount process, low failure rate in PCB attach, economic use of board area, and robustness under environmental stress. The latter used to be true only for ceramic BGA packages, but has been validated in the last few years even for plastic BGAs. From the standpoint of high quality and reliability in PCB attach, BGA packages lend themselves much more readily to a six-sigma failure rate fabrication strategy than conventional devices with leads to be soldered.
A BGA package generally includes an IC chip, a multi-layer substrate, and a heat spreader. The chip is generally mounted on the heat spreader using a thermally conductive adhesive, such as an epoxy. The heat spreader provides a low resistance thermal path to dissipate thermal energy, and is thus essential for improved thermal performance during device operation, necessary for consistently good electrical performance. Further, the heat spreader provides structural and mechanical support by acting as a stiffener, adding rigidity to the BGA package, and may thus be referred to as a heat spreader/stiffener.
One of the substrate layers includes a signal “plane” that provides various signal lines, which can be coupled, on one end, to a corresponding chip bond pad using a wire bond (or to a contact pad using flip-chip solder connection). On the other end, the signal lines are coupled with solder “balls” to other circuitry, generally through a PCB. These solder balls form the array referred to in a BGA. Additionally, a ground plane will generally be included on one of the substrate layers to serve as an active ground plane to improve overall device performance by lowering the inductance, providing controlled impedance, and reducing cross talk. These features become the more important the higher the BGA pin count is.
In contrast to the advantages of the BGA packages, prevailing solutions in BGA packages have lagged in reliability characteristics such as insensitivity to temperature cycling or moisture environment. BGA packages suffer from the drawback that, in operation and temperature excursions, they are sensitive to thermomechanical stress due to the mismatch between the coefficients of thermal expansion of the semiconductor material and the printed circuit board material.
These reliability risks, as well as the requirements for special pad metallizations, have been described in a series of detailed publications by the International Business Machines Corporation in 1969 (IBM J. Res. Develop., Vol. 13, pp. 226-296): P. A. Totta et al., SLT Device Metallurgy and its Monolithic Extension, L. F. Miller, Controlled Collapse Reflow Chip Joining, L. S. Goldmann, Geometric Optimization of Controlled Collapse Interconnections, K. C. Norris et al., Reliability of Controlled Collapse Interconnections, S. Oktay, Parametric Study of Temperature Profiles in Chips Joined by Controlled Collapse Techniques, B. S. Berry et al., Studies of the SLT Chip Terminal Metallurgy.
During actual BGA operation, significant temperature differences and temperature cycles between semiconductor chip and substrate will appear. Consequently, the reliability of the assembly is strongly influenced by the coefficients of thermal expansion of the semiconductor and the substrate. For example, there is more than one order of magnitude difference between the coefficients of thermal expansion of silicon and FR-4. This difference causes thermomechanical stresses which the solder joints have to absorb. Detailed calculations, in the literature references cited above and in others, of the optimum height and volume of the solder joint and the expected onset of thermal fatigue and cracking showed that it is desirable to have
a highly ductile solder;
a high ultimate shear strength of the chip/joint and substrate/joint interfaces;
a large value for the ratio (radius of bump-to-chip contact)/(distance to neutral point of chip). With the ongoing trend to increase chip sizes and to reduce area consumption for bonding pads, both driven by cost reduction efforts, the latter goal is obtained ever less and has to substituted by other improvements.
One method aims at absorbing part of the thermomechanical stress on the solder joints by plastic material surrounding the joints and filling the gap between chip and substrate (designated 15 in FIG. 1). See for instance, U.S. patent applications Ser. Nos. 60/084,416, 60/084,440, and 60/084,472, filed May. 6, 1998 (Thomas et al., Low Stress Method and Apparatus of Underfilling Flip-Chip Electronic Devices). However, this method is expensive, because it represents an additional process step, and it may not be welcome since the customer may have to perform the process after device attachment to the motherboard.
Another method aims at intentionally sacrificing solder joints located in extreme locations (for instance, in chip corners) where the stress is highest, in order to save the majority of joints from failure. However, this method consumes valuable semiconductor real estate and it thus expensive; it is generally more a defense against the problem than an avoidance of the problem.
Another method aims at designing electrical redundancy of chip input/output terminals; see for instance U.S. patent application Ser. No. 60/080,122, filed Mar. 31, 1998 (Ibnabdeljalil et al., Electrical Redundancy for Improved Mechanical Reliability in Ball Grid Array Packages). However, this method consumes valuable input/output terminals and semiconductor real estate, and is thus expensive; it is generally more a defense against the problem than an avoidance of the problem.
An urgent need has therefore arisen for a coherent, low-cost method of fabricating BGAs and assemblies of semiconductor devices on circuit boards offering a fundamental solution for thermomechanical stress reliability. The method should be flexible enough to be applied for different semiconductor product families and a wide spectrum of design and process variations, should allow the usage of various formulations of substrate material, and should achieve improvements toward the goal of small outline and low profile packages. Preferably, these innovations should be accomplished using the installed equipment base so that no investment in new manufacturing machines is needed.
SUMMARY OF THE INVENTION
According to the present invention, the thermo-mechanical stress sensitivity of ball grid array (BGA) solder connections is eliminated, when the solder connections solidify in column-like contours after reflow—a result achieved by using the solder material in tapered openings of a thick sheet-like elastic polymer adhered to the BGA substrate and selected for its characteristics of non-wettability to solder and volumetric shrinkage greater than solder.
The present invention relates to high density, high speed integrated circuits in ball grid array packages and to packages which have an outline similar to the integrated circuit chip itself. It also applies to chips with solder balls assembled by flip technology. These circuits can be found in many device families such as processors, digital and analog devices, memory and most logic devices, high frequency and high power devices, especially in large chip area categories. The invention helps to alleviate the space constraints in continually shrinking applications such as cellular communications, pagers, hard disk drives, l
James Richard D.
Stark Leslie E.
Owens Douglas W.
Skrehot Michael K.
Thomas Tom
LandOfFree
Ball grid array package for enhanced stress tolerance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Ball grid array package for enhanced stress tolerance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ball grid array package for enhanced stress tolerance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3154563