Balancing workloads in an electronics assembly factory

Details Balancing workloads in an electronics assembly factory Balancing workloads in an electronics assembly factory

2003-01-17

2004-12-07

Picard, Leo (Department: 2125)

Data processing: generic control systems or specific application

Specific application, apparatus or process

Product assembly or manufacturing

C700S029000, C700S103000

Reexamination Certificate

active

06829514

ABSTRACT:

FIELD OF THE INVENTION
This invention relates generally to the field of electronics assembly manufacturing and test, and more particularly to line balancing and optimization of product assembly lines using a mixed-integer linear programming (MILP) formulation.
BACKGROUND OF THE INVENTION
Line balancing and optimization of manufacturing and assembly lines have long been a concern in electronics assembly manufacturing and test. The manufacture of different electronic products and assemblies, such as pagers, personal digital assistants (PDAs), cellular telephones, set-top boxes, circuit boards going into base stations, etc., often disparate as to type and functionality, can greatly complicate efforts at line optimization. Of interest is the achievement of throughput maximization, cycle time minimization, and quality improvement through optimized management. Considerations such as the different types of components needed for assembly of different products, the different machine models used in the factory, line configurations, the desired quantity of each product to build, etc. can effect assembly optimization. Even when different types of electronic products and assemblies are not being assembled, similar considerations must be taken into account.
Part of the optimization process for manufacturing and assembly lines may include optimization of the individual machines themselves in addition to line optimization, often following a line balancing analysis. This additional optimization step for multiple machines or stations of a line can be both time consuming and draw upon valuable computing resources.
Mixed-integer linear programming (MILP) formulation of the line balancing problem for electronics assembly has been explored but results have been compromised by an inadequate or incomplete modeling of applicable factors, yielding a formulation that inadequately describes the actual manufacturing environment.


REFERENCES:
patent: 5170554 (1992-12-01), Davis et al.
patent: 5258915 (1993-11-01), Billington et al.
patent: 5630070 (1997-05-01), Dietrich et al.
patent: 5933349 (1999-08-01), Dalgleish et al.
patent: 6198980 (2001-03-01), Costanza
patent: 6205439 (2001-03-01), Gardner
patent: 6249715 (2001-06-01), Yuri et al.
patent: 6301693 (2001-10-01), Naylor et al.
patent: 6341240 (2002-01-01), Bermon et al.
patent: 6594531 (2003-07-01), Eshelman et al.
patent: 6650953 (2003-11-01), Schaffer et al.
patent: 2004/0117983 (2004-06-01), Beck et al.
patent: 2004/0153868 (2004-08-01), Nonaka et al.
patent: 0435451 (1990-11-01), None
patent: 0639815 (1994-08-01), None
T. Hayrinen et al, “Scheduling Algorithms for Computer-Aided Line Balancing in Printed Circuit Board Assembly.” Turku Centre for Computer Science, TUCS Technical Report No. 212, Turku, Finland, Oct. 1998.
R. Pastor et al, “Assembly Line Balancing with Work Zone and Station Load Time Windows Constraints.” Proceedings of the 1999 IEEE International Symposium on Assembly and Task Planning, Porto, Portugal, Jul. 1999.
J. Plans et al, “Modelling and Solving the SALB-E Problem.” Proceedings of the 1999 IEEE International Symposium on Assembly and Task Planning, Porto, Portugal, 1999.
I. Or et al, “Optimization Issues in Automated Production of Printed Circuit boards: Operations Sequencing, Feeder Configuration and Load Balancing Problems.” Proceedings of the IEEE Conference on Emerging Technologies and Factory Automation, vol. 1, pp. 227-232, 1996.
B. Yin et al, “Adaptive Line Balancing for Flexible Assembly Systems.” Proceedings of the IEEE International Conference on Robotics and Automation, vol. 3, pp. 1980-1985, 1994.
R.E. Gunther et al, “Currently Practiced Formulations for the Assembly Line Balance Problem.” Journal of Operations Management, vol. 3, No. 4, pp. 209-221, 1983.
J.L.C. Macaskill, “Production-Line Balances for Mixed-Model Lines.” Management Science, vol. 19, No. 4, pp. 423-433, 1972.
G.W. DePuy et al, “An Integer Programming Heuristic for Component Allocation in Printed Circuit Card Assembly Systems.” Submitted for publication to the Annals of Operations Research on Mathematics of Industrial Systems in 1995.
G.W. DePuy et al, Multiple Assignment of Component Types to Feeder Slots on Automated Printed Circuit Card Placement Machines, IEEE Transactions on Electronics Packaging Manugacturing, vol. 23, No. 3, pp. 157-164, Jul. 2000.
J.C. Ammons et al, “Component Allocation to Balance Workload in Printed Circuit Card Assembly Systems.” Submitted for publication to IEE Transactions, 1993.
J.C. Ammons et al, Computer-Aided Process Planning in Printed Circuit Card Assembly, IEEE CHMT Transactions, vol. 16, No. 4, pp. 370-376, Jun. 1993.
L.F. McGinnis et al, “Automated Process Planning for Printed Circuit Card Assembly.” IEE Transactions, vol. 24, No. 4, pp. 18-30, Sep. 1992.
Sawik, T., Production Planning and Scheduling in Flexible Assembly Systems, Springer-Verlag, Berlin, 1999, Chap. 5, pp. 107-116.

Affiliated with

Also associated with

Rating

Balancing workloads in an electronics assembly factory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Balancing workloads in an electronics assembly factory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Balancing workloads in an electronics assembly factory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3296651