Balanced two-level delay propagation all one detector compiler

Details Balanced two-level delay propagation all one detector compiler Balanced two-level delay propagation all one detector compiler

1992-03-20

1993-11-02

Malzahn, David H.

Boots, shoes, and leggings

36471509, G06F 738

Patent

active

052589420

ABSTRACT:
An apparatus for detecting a binary word each of the bits of which has the same binary value includes a plurality of logic groups, different ones of which receive different numbers of bits of the binary word. Each of the logic groups generates an output signal that is asserted if each of the number of bits received by the logic group has the same binary value. Carry ripple circuits series connected to form a carry ripple chain each receive an output signal from one of the logic groups. The carry ripple circuits also receive a carry ripple output signal from a previous carry ripple circuit and produce a carry ripple output signal for a succeeding carry ripple circuit. The carry ripple output signal is asserted when the output signal from the logic group is asserted and the carry ripple output signal from the previous carry ripple circuit is asserted.

REFERENCES:
patent: 3983382 (1976-09-01), Weinberger
patent: 4815019 (1989-03-01), Bosshart
patent: 5091874 (1992-02-01), Watanabe et al.
patent: 5148057 (1992-09-01), Kitora

Affiliated with

Also associated with

Rating

Balanced two-level delay propagation all one detector compiler does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Balanced two-level delay propagation all one detector compiler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Balanced two-level delay propagation all one detector compiler will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1762801