Telecommunications – Receiver or analog modulated signal frequency converter – Frequency modifying or conversion
Reexamination Certificate
2007-06-26
2007-06-26
Le, Lana N. (Department: 2618)
Telecommunications
Receiver or analog modulated signal frequency converter
Frequency modifying or conversion
C455S323000, C455S334000, C327S356000
Reexamination Certificate
active
11346162
ABSTRACT:
The present invention relates to a balanced circuit arrangement and methods for linearizing and calibrating such a circuit arrangement, wherein linearization is obtained by introducing a load imbalance between the output branches of the balanced circuit arrangement. Thus, a controllable extraneous imbalance is created between the output loads of the balanced circuit arrangement to thereby obtain a linearization by means of even-order non-linearity.
REFERENCES:
patent: 3519954 (1970-07-01), Parkyn
patent: 3911358 (1975-10-01), Shalyt et al.
patent: 4095180 (1978-06-01), Brown
patent: 4313089 (1982-01-01), Predina
patent: 4636663 (1987-01-01), Jongepier et al.
patent: 4862485 (1989-08-01), Guinea et al.
patent: 4984293 (1991-01-01), Cummings et al.
patent: 5060298 (1991-10-01), Waugh et al.
patent: 5241702 (1993-08-01), Dent
patent: 5524281 (1996-06-01), Bradley et al.
patent: 5548840 (1996-08-01), Heck
patent: 5584066 (1996-12-01), Okanobu
patent: 5590411 (1996-12-01), Sroka et al.
patent: 5630228 (1997-05-01), Mittel
patent: 5640161 (1997-06-01), Johnson et al.
patent: 5749047 (1998-05-01), Cabot
patent: 5749051 (1998-05-01), Dent
patent: 5825231 (1998-10-01), Chevallier et al.
patent: 5844449 (1998-12-01), Abeno et al.
patent: 5872531 (1999-02-01), Johnson et al.
patent: 5896063 (1999-04-01), Marsh et al.
patent: 5933771 (1999-08-01), Tiller et al.
patent: 6078802 (2000-06-01), Kobayashi
patent: 6094571 (2000-07-01), Groe
patent: 6140849 (2000-10-01), Trask
patent: 6157822 (2000-12-01), Bastani et al.
patent: 6167247 (2000-12-01), Kannell et al.
patent: 6230001 (2001-05-01), Wyse
patent: 6316996 (2001-11-01), Puotiniemi
patent: 6329864 (2001-12-01), Suematsu et al.
patent: 6348830 (2002-02-01), Rebeiz et al.
patent: 6393260 (2002-05-01), Murtojarvi et al.
patent: 6396330 (2002-05-01), Fujii
patent: 6411801 (2002-06-01), Kim et al.
patent: 6590439 (2003-07-01), Larson
patent: 6665527 (2003-12-01), Schiltz
patent: 6710632 (2004-03-01), Tada
patent: 6711396 (2004-03-01), Bergsma et al.
patent: 6759904 (2004-07-01), Behzad
patent: 6794941 (2004-09-01), Wichern et al.
patent: 6807407 (2004-10-01), Ji
patent: 6892062 (2005-05-01), Lee et al.
patent: 7031687 (2006-04-01), Kivekas et al.
patent: 2002/0004376 (2002-01-01), Lee et al.
patent: 2002/0065061 (2002-05-01), Schiltz
patent: 2002/0193089 (2002-12-01), Hatcher et al.
patent: 2004/0131127 (2004-07-01), Nadiri et al.
patent: 2005/0170806 (2005-08-01), Kim
patent: 2006/0128344 (2006-06-01), Kivekas et al.
patent: 2006/0261845 (2006-11-01), Kim et al.
patent: 0 316 999 (1989-05-01), None
patent: 0 951 138 (1999-10-01), None
patent: 0 998 025 (2000-05-01), None
patent: 2 243 965 (1991-11-01), None
patent: 2 346 777 (2000-08-01), None
patent: 11-122046 (1999-04-01), None
Bautista, E., et al, “Improved Mixer IIP2 Through Dynamic Matching”, © 2000 IEEE, 2000 IEEE International Solid-State Circuits Conference, 2 pgs.
“High performance active double balanced mixer”, Hubbard, Journal: R.F. Design, vol. 15, No. 1, pp. 63-66, Jan. 1992.
Kivekäs Kalle
Pärssinen Aarno
Harrington & Smith PC
Le Lana N.
LandOfFree
Balanced circuit arrangement and method for linearizing such... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Balanced circuit arrangement and method for linearizing such..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Balanced circuit arrangement and method for linearizing such... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3808943