Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2005-09-20
2005-09-20
Auduong, Gene N. (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
C051S295000
Reexamination Certificate
active
06947306
ABSTRACT:
A device having redundant circuit elements is provided with programmable fuse elements on the back surface of the chip. Openings are etched through the chip and connect the circuit elements on the front surface to the fuse elements on the back surface. The fuse elements may be arranged in a grid of lines that are connected to the openings and are read by sequentially activating the lines to activate either a row of fuse elements or a column of fuse elements. Alternatively, bonding pads are provided on the back surface of a chip and are connected to the circuit elements on the front surface of the chip through the openings in the chip.
REFERENCES:
patent: 5064498 (1991-11-01), Miller
patent: 5815427 (1998-09-01), Cloud et al.
patent: 6222212 (2001-04-01), Lee et al.
patent: 6373127 (2002-04-01), Baudouin et al.
patent: 6400008 (2002-06-01), Farnworth
patent: 6452209 (2002-09-01), Vallett
patent: 6643159 (2003-11-01), Fricke et al.
patent: 6798679 (2004-09-01), Matsumoto et al.
patent: 2002/0141264 (2002-10-01), Mort et al.
patent: 2002/0173055 (2002-11-01), Nishio et al.
patent: 60-111450 (1985-06-01), None
Auduong Gene N.
Slater & Matsil, L.P.
LandOfFree
Backside of chip implementation of redundancy fuses and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Backside of chip implementation of redundancy fuses and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Backside of chip implementation of redundancy fuses and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3400999