Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2005-02-01
2005-02-01
Vanderpuye, Kenneth (Department: 2661)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S401000
Reexamination Certificate
active
06850535
ABSTRACT:
The present invention discloses a system for buffering the outputs of peripheral devices operating in UTOPIA protocol to allow devices on separate circuit boards connected through long buses, such as backplanes, to communicate with the system controller. Address detection logic stores the peripheral device address and compares it to the UTOPIA bus address signal. When the correct address is recognized in a first clock cycle, a flip flop stores the information for the next cycle. A second flip flop stores the state of the read enable signal. An AND gate detects when the correct address was found and the read enable was de-asserted during the first clock cycle and the read enable and read cell available signals are positive during the current clock cycle and provides a high signal to a third flip flop. On a third clock cycle the third flip flop enables the outputs of a data buffer which then drives the peripheral device data signals on to the read data bus. The third flip flop output and the read enable signal are provided to a second AND gate which feeds back to the third flip flop to maintain its state until the read enable signal is de-asserted. The first flip flop is also used to control a buffer for the read cell available signal from the peripheral device. The third flip flop is also used to control a buffer for the read start of cell signal from the peripheral device.
REFERENCES:
patent: 5881142 (1999-03-01), Frankel et al.
patent: 5963620 (1999-10-01), Frankel et al.
patent: 6075784 (2000-06-01), Frankel et al.
patent: 6141339 (2000-10-01), Kaplan et al.
U.S. Appl. No. 09/197,044, Way et al., filed Nov. 20, 1998.
U.S. Appl. No. 09/226,575, Rush et al., filed Jan. 7, 1999.
U.S. Appl. No. 09/650,985, Kaplan et al., filed Aug. 30, 2000.
U.S. Appl. No. 09/650,560, Kaplan et al., filed Aug. 30, 2000.
U.S. Appl. No. 09/653,105, Dale et al., filed Aug. 31, 2000.
U.S. Appl. No. 09/675,585, Goodrich, filed Sep. 29, 2000.
U.S. Appl. No. 09/687,683, Bayerl et al., filed Oct. 12, 2000.
U.S. Appl. No. 09/689,365, Goodrich, filed Oct. 12, 2000.
U.S. Appl. No. 09/702,933, Mahaney, filed Oct. 31, 2000.
Goodrich II Earl
Tumas Christopher M.
Pizarro Ricardo
Sprint Communications Company L.P.
Vanderpuye Kenneth
LandOfFree
Backplane utopia bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Backplane utopia bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Backplane utopia bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3450872