Backplane architecture for a data server

Details Backplane architecture for a data server Backplane architecture for a data server

2002-05-24

2008-12-16

Caldwell, Andrew (Department: 2142)

Electrical computers and digital processing systems: multicomput

Miscellaneous

C710S107000, C714S003000, C714S010000

Reexamination Certificate

active

07467179

ABSTRACT:
A media server for use in networks where media are transmitted in packet form comprises at least one card shelf containing at least one bus controller card, at least one other card such as a media processor card, and a backplane. The backplane includes a media bus group. Each packet has a routing header added to it. The data is optionally sent over a single media bus to a single card, or to a plurality of different cards. Framing information and clock pulse strings are passed to each card over the backplane. Each card is assigned an address, so that data sent from each card has a source address which is identified each time that card wishes to send data elsewhere. Also, data that is being addressed to each card will include the respective destination address of that card in its routing header. A failed card or bus can be sensed and isolated by the bus controller card, and packets will continue to be transmitted to the remaining cards over the remaining buses. In the case where a redundant bus controller is present, the redundant bus controller can detect errors, and take the active bus controller card out of service, and then become the active bus controller itself.

REFERENCES:
patent: 4625081 (1986-11-01), Lotito et al.
patent: 4985830 (1991-01-01), Atac et al.
patent: 5420856 (1995-05-01), Kerns
patent: 5761200 (1998-06-01), Hsieh
patent: 5764895 (1998-06-01), Chung
patent: 5784582 (1998-07-01), Hughes
patent: 5809021 (1998-09-01), Diaz et al.
patent: 5848227 (1998-12-01), Sheu
patent: 6112271 (2000-08-01), Lanus et al.
patent: 6249834 (2001-06-01), Henderson et al.
patent: 6253269 (2001-06-01), Cranston et al.
patent: 6269081 (2001-07-01), Chow et al.
patent: 6430636 (2002-08-01), Cranston et al.
patent: 6442758 (2002-08-01), Jang et al.
patent: 6467003 (2002-10-01), Doerenberg et al.
patent: 6519739 (2003-02-01), Sandorfi
patent: 6564340 (2003-05-01), Odegard et al.
patent: 6594712 (2003-07-01), Pettey et al.
patent: 6631483 (2003-10-01), Parrish
patent: 6735218 (2004-05-01), Chang et al.
patent: 6738356 (2004-05-01), Russell et al.
patent: 6754762 (2004-06-01), Curley
patent: 6826178 (2004-11-01), Leonard
patent: 6862644 (2005-03-01), Pendleton et al.
patent: 6917998 (2005-07-01), Giles
patent: 7085875 (2006-08-01), Yona et al.
patent: 7124163 (2006-10-01), Geofroy et al.
patent: 7289513 (2007-10-01), Medved et al.
patent: 2002/0105967 (2002-08-01), Chen
patent: 2003/0005208 (2003-01-01), Farmwald et al.
patent: 2003/0033463 (2003-02-01), Garnett et al.
patent: 2003/0221019 (2003-11-01), Fussell et al.
patent: 0 492 795 (1992-07-01), None
patent: 0 844 763 (1998-05-01), None
Goodwill et al., An ATMBased Intelligent Optical Backplane Using CMOS-SEED Smart Pixel Arrays and Free-Space Optical Interconnect Modules, Selected Topics in Quantum Electronics, IEEE Journal of vol. 2, issue 1, Apr. 1996, pp. 85-96.

Affiliated with

Also associated with

Rating

Backplane architecture for a data server does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Backplane architecture for a data server, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Backplane architecture for a data server will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4038586