Boots – shoes – and leggings
Patent
1980-12-17
1983-09-20
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 918
Patent
active
044059833
ABSTRACT:
A microprocessor system that provides protection against memory violations by interrupting the central processing unit (CPU). A problem arises when the interrupt itself causes memory violations in push-down stack operations. This problem is solved by providing an auxiliary memory to store stack overflow data. Memory violations are detected (30, 40) and overflow data is written (42, 60, 33, 100) into auxiliary memory, at sequential locations (50, 51, 60). An interrupt signal is returned (30, 20) to the CPU. A stack overflow interrupt program reads the number of locations written (50, 80, 90), and accesses the auxiliary memory (100, 60, 70, 90) to determine and correct the cause of the overflow.
REFERENCES:
patent: 3827029 (1974-07-01), Schlotterer et al.
patent: 4091447 (1978-05-01), Dillion et al.
patent: 4093987 (1978-06-01), Gaudette et al.
Bell Telephone Laboratories Incorporated
Dorsey Daniel K.
Herndon J. W.
Phillips S. J.
Shaw Gareth D.
LandOfFree
Auxiliary memory for microprocessor stack overflow does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Auxiliary memory for microprocessor stack overflow, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Auxiliary memory for microprocessor stack overflow will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-590942