Pulse or digital communications – Spread spectrum – Direct sequence
Patent
1989-05-17
1990-12-18
Safourek, Benedict V.
Pulse or digital communications
Spread spectrum
Direct sequence
307441, H04L 700
Patent
active
049791915
ABSTRACT:
A fault tolerant clock system in which synchronization of the clocks continuing to operate after a fault occurs is maintained within a skew limit. The clock system includes a plurality of clock channels (10), each including a clock unit (12) and an isolation port (14). A local clock signal produced by a crystal oscillator (16) is enabled to provide a clock channel output signal while a counter (24) in the clock unit accumulates a predetermined number of local clock pulses. After the predetermined number is reached, the counter disables the clock channel output signal and produces a sync pulse, which is input to a voter block (48). In response to the second sync pulse to be received from each of the clock channels, each voter block produces a load pulse signal that is input to the isolation port of that clock channel. Corresponding isolated load signals are produced by the isolation port and provided to voter blocks (72) in each of the clock units. The voter blocks respond to the second isolated load signal to be received, producing a load enable signal that is input to the counter. Upon receipt of the load enable signal, the counter resumes counting and again enables the clock channel output signal, in synchronization with the other clock channel output signals. Up to N simultaneous faults may be sustained in the clock system, without loss of synchronization in the clock channels that continue to operate properly, so long as 2N+1 clock channels are provided.
REFERENCES:
patent: 3420993 (1969-01-01), Chamberlain et al.
patent: 3522455 (1970-08-01), Thomas et al.
patent: 3544778 (1970-12-01), Masters
patent: 3555290 (1971-01-01), Ellermeyer
patent: 3599111 (1971-08-01), Butler et al.
patent: 3602900 (1971-08-01), Deisigne
patent: 3900741 (1975-08-01), Fletcher et al.
patent: 3940736 (1976-02-01), Inaba et al.
patent: 4096396 (1978-06-01), Belforte et al.
patent: 4185245 (1980-01-01), Fellinger et al.
patent: 4229699 (1980-10-01), Frissell
patent: 4239982 (1980-12-01), Smith et al.
patent: 4276645 (1981-06-01), Lager et al.
patent: 4322580 (1982-03-01), Khan et al.
patent: 4375683 (1983-03-01), Wensley
patent: 4392199 (1983-07-01), Schmitter et al.
patent: 4480198 (1984-10-01), Gass
patent: 4600845 (1986-07-01), McKenna, Jr.
patent: 4635249 (1987-01-01), Bortolini et al.
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4651103 (1987-03-01), Grimes
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4691126 (1987-09-01), Splett et al.
patent: 4779008 (1988-10-01), Kessels
Davies et al., "Synchronization and Matching in Redundant Systems," IEEE Transactions on Computers, vol. C-27, No. 6, Jun. 1978, pp. 531-539.
Krishna et al., "Ensuring Fault Tolerance of Phase-Locked Clocks," IEEE Transactions on Computers, vol. C-34, No. 8, Aug. 1985, pp. 752-756.
Lamport et al., "The Byzantine Generals Problem," ACM Transactions on Programming Languages and Systems, vol. 4, No. 3, Jul. 1982, pp. 382-401.
Melliar-Smith et al., "Formal Specification and Mechanical Verification of SIFT: A Fault-Tolerant Flight Control System," IEEE Transactions on Computers, vol. C-31, No. 7, Jul. 1982, pp. 616-630.
Pease et al., "Reaching Agreement in the Presence of Faults," Journal of the Association for Computing Machinery, vol. 27, No. 2, Apr. 1980, pp. 228-234.
Smith, "Fault Tolerant Processor Concepts and Operation," C.S. Draper Laboratory, Inc. and United Technologies Mostek, pp. 158-163.
Bond David G.
Hill Todd
Weis Paul D.
Woods John R.
Chin Stephen
Safourek Benedict V.
The Boeing Company
LandOfFree
Autonomous N-modular redundant fault tolerant clock system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Autonomous N-modular redundant fault tolerant clock system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Autonomous N-modular redundant fault tolerant clock system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1430444