Semiconductor device manufacturing: process – With measuring or testing
Reissue Patent
2005-11-29
2005-11-29
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
With measuring or testing
C438S016000, C700S121000, C716S030000
Reissue Patent
active
RE038900
ABSTRACT:
Automated photolithography of integrated circuit wafers is enabled with a processor connected to a Rayleigh derator, a form factor generator, a logic synthesizer, a layout generator, a lithography module and a wafer process. The Rayleigh derator receives manufacturing information resulting from yield data in the wafer process, and this manufacturing data is then used to derate the theoretical minimum feature size available for etching wafer masks given a known light source and object lens numerical aperture. This minimum feature size is then used by a form factor generator in sizing transistors in a net list to their smallest manufacturable size. A logic synthesizer then converts the net list into a physical design using a layout generator combined with user defined constraints. This physical design is then used by the mask lithography module to generate wafer masks for use in the semiconductor manufacturing. Manufacturing data including process and yield parameters is then transferred back to the Rayleigh processor for use in the designing of subsequent circuits. In this way, a direct coupling exists between the measurement of wafer process parameters and the automated sizing of semiconductor devices, enabling the production of circuits having the smallest manufacturable device sizes available for the given lithography and wafer process.
REFERENCES:
patent: 4948458 (1990-08-01), Ogle
patent: 5129009 (1992-07-01), Lebeau
patent: 5329334 (1994-07-01), Yim et al.
patent: 5414636 (1995-05-01), Ema
patent: 5426375 (1995-06-01), Roy et al.
patent: 5468681 (1995-11-01), Pasch
patent: 5477545 (1995-12-01), Huang
patent: 5485243 (1996-01-01), Rostoker et al.
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5498579 (1996-03-01), Borodovsky et al.
patent: 5526517 (1996-06-01), Jones et al.
patent: 5566078 (1996-10-01), Ding et al.
patent: 5663076 (1997-09-01), Rostoker et al.
patent: 5691949 (1997-11-01), Hively et al.
patent: 5821624 (1998-10-01), Pasch
J. B. Carter et al., “Transformer Coupled Plasma Etch Technology for the Fabrication of Sub-half Micron Structures,” 1992.
U.S. Appl. No. 09/064,802, filed Apr. 22, 1998, Michael D. Rostoker et al., Automating Photolithography in the Fabrication of Printed Circuits.
Kapoor Ashok K.
Pasch Nicholas F.
Rostoker Michael D.
Carr & Ferrell LLP
Chaudhari Chandra
LSI Logic Corporation
LandOfFree
Automating photolithography in the fabrication of integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automating photolithography in the fabrication of integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automating photolithography in the fabrication of integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3465713