Automatic writeback and storage limit in a high-performance fram

Details Automatic writeback and storage limit in a high-performance fram Automatic writeback and storage limit in a high-performance fram

1992-11-06

1994-01-04

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 3642281, 3642291, 3642292, 3642431, 3642434, 36424343, 3642598, G06F 1216

Patent

active

052768511

ABSTRACT:
A computer system includes a plurality of central processing units (CPUs) each of which has a direct napped cache memory. The system also includes a main memory, and one or more display frame buffers. The cache normally operates in a write back mode, whereby updated data is written back to main memory only when a cache block is reallocated to store a new block of data. A tag for each block of data stored in the cache includes a Shared flag which indicates whether the corresponding block of data may be stored in the cache of another CPU. When a block of data stored is modified, it is immediately written to main memory if the tag for that block has an enabled Shared flag. To make the cache operate in a write-through mode for blocks of image data, the system stores an enabled Shared flag in the cache whenever a block of frame buffer data is stored in the cache. A circuit in the cache detects when the CPU is writing an entire block of image data to an address in the frame buffer and causes the cache to write the block of image data directly to the frame buffer without storing the image data in the cache. An address circuit in the cache stores image data from the frame buffer only in a predefined fraction of the cache, and thereby restricts the amount of other data stored in the cache which may be displaced by image data.

REFERENCES:
patent: 4075686 (1978-02-01), Calle et al.
patent: 4077059 (1978-02-01), Cordi et al.
patent: 4084231 (1978-04-01), Capozzi et al.
patent: 4141067 (1979-02-01), McLagan
patent: 4268907 (1981-05-01), Porter et al.
patent: 4429363 (1984-01-01), Duke et al.
patent: 4433374 (1984-02-01), Hanson et al.
patent: 4466059 (1984-08-01), Bastain et al.
patent: 4500954 (1985-02-01), Duke et al.
patent: 4685082 (1987-08-01), Cheung et al.
patent: 4742454 (1988-03-01), Robinson et al.
patent: 4937738 (1990-06-01), Uchiyama et al.
patent: 4939641 (1990-07-01), Schwartz et al.
patent: 4942518 (1990-07-01), Weatherford
patent: 4956803 (1990-09-01), Tayler et al.
patent: 5025366 (1991-06-01), Baror
patent: 5027110 (1991-06-01), Chang et al.
patent: 5045996 (1991-09-01), Barth et al.
patent: 5056002 (1991-10-01), Watanabe
Charles P. Thacker, "Cache Strategies for Shared Memory Multiprocessors," New Frontiers in Computer Architecture Conference Proceedings, Citicorp/TTI (Mar. 1986).
C. P. Thacker, L. C. Stewart, and E. H. Satterthwaite, Jr., "Firefly: A Multiprocessor Workstation," IEEE Transactions on Computers, vol. 37, No. 8, pp. 909-920 (Aug. 1988).

Affiliated with

Also associated with

Rating

Automatic writeback and storage limit in a high-performance fram does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic writeback and storage limit in a high-performance fram, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic writeback and storage limit in a high-performance fram will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-315320