Automatic synchronization of continuous bit rate ATM cells in a

Details Automatic synchronization of continuous bit rate ATM cells in a Automatic synchronization of continuous bit rate ATM cells in a

1997-06-30

1998-12-01

NGUYEN, Chau

Multiplex communications

Communication techniques for information carried in plural...

Assembly or disassembly of messages having address headers

370503, 370443, H04J 324

Patent

active

058449060

ABSTRACT:
In a point-to-multipoint network having a headend in communication with a plurality a network terminals over a shared network, a network terminal is equipped with a cell permit sequencer, which operates in conjunction with a AAL1 segmentation and reassembly processor, whereby the packing of ATM cells carrying continuous bit rate telephony traffic is initially delayed such that the first cell of a new communication sequence will be "just ready" for upstream transmission to the headend with the arrival of an ensuing scheduled transmission permit from the headend, including accounting for internal processing and transmission overhead. In this manner, the ensuing ATM cells for the respective communication sequence will thereby be synchronized with the ensuing permits, and delay time at the NT thus minimized.

REFERENCES:
patent: 5452330 (1995-09-01), Goldstein
patent: 5570355 (1996-10-01), Dail
patent: 5734653 (1998-03-01), Hiraiwa

Affiliated with

Also associated with

Rating

Automatic synchronization of continuous bit rate ATM cells in a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic synchronization of continuous bit rate ATM cells in a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic synchronization of continuous bit rate ATM cells in a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2401189