Boots – shoes – and leggings
Patent
1990-12-04
1992-12-29
Levy, Stuart S.
Boots, shoes, and leggings
395400, 364DIG2, G06F 1206, G06F 9312, G06F 1314, G06F 928
Patent
active
051758369
ABSTRACT:
In a memory module, signature data identifying the configuration of memory in that module is multiplexed onto a general memory data bus along with memory data normally transferred during memory access operations.
A plurality of such memory modules can be combined in an automatic sizing memory system using a configuration status register to store configuration data for each of the memory modules. The configuration status register can include several independent status registers, each corresponding to a different memory module. Each of the status registers can contain a base address identifying the starting address of each of the modules. Elements in the configuration status register can then compare the addresses received from a central processor unit to the base address data in each of the status registers to select the memory module containing the location corresponding to each address.
REFERENCES:
patent: 3742458 (1973-06-01), Inoue
patent: 3872452 (1975-03-01), Stoops
patent: 3972028 (1976-07-01), Weber et al.
patent: 3999051 (1976-12-01), Petschauer
patent: 4001786 (1977-01-01), Boehm
patent: 4025903 (1977-05-01), Kaufman et al.
patent: 4030080 (1977-06-01), Burkett et al.
patent: 4031517 (1977-06-01), Hirtle
patent: 4164786 (1979-08-01), Gollomp
patent: 4200919 (1980-04-01), Page et al.
patent: 4236207 (1980-11-01), Rado et al.
patent: 4266285 (1981-05-01), Panepinto
patent: 4281392 (1981-07-01), Grants et al.
patent: 4296467 (1981-10-01), Nibby et al.
patent: 4300193 (1981-11-01), Bradley et al.
patent: 4316244 (1982-02-01), Grondalski
patent: 4330825 (1982-05-01), Girard
patent: 4334307 (1982-06-01), Bourgeois et al.
patent: 4340932 (1982-07-01), Bakula et al.
patent: 4354258 (1982-10-01), Sato
patent: 4393443 (1983-07-01), Lewis
patent: 4394763 (1983-07-01), Nagano et al.
patent: 4414627 (1983-11-01), Nakamura
patent: 4456966 (1984-06-01), Bringol et al.
patent: 4468729 (1984-08-01), Schwartz
patent: 4468731 (1984-08-01), Johnson et al.
patent: 4473877 (1984-09-01), Tulk
patent: 4495571 (1985-01-01), Staplin, Jr. et al.
patent: 4507730 (1985-03-01), Johnson et al.
patent: 4519032 (1985-05-01), Mendell
patent: 4541090 (1985-09-01), Shiragasawa
patent: 4545010 (1985-10-01), Salas et al.
patent: 4562532 (1985-12-01), Nishizawa et al.
patent: 4566082 (1986-01-01), Anderson
patent: 4571676 (1986-02-01), Mantellina et al.
patent: 4587609 (1986-05-01), Boudreau et al.
patent: 4592011 (1986-05-01), Mantellina et al.
patent: 4601034 (1986-07-01), Sridhar
patent: 4682283 (1987-07-01), Robb
patent: 4688219 (1987-08-01), Takemae
patent: 4701878 (1987-10-01), Gunkel et al.
patent: 4740916 (1988-04-01), Martin
patent: 4742489 (1988-05-01), Hoffmann
patent: 4744025 (1988-05-01), Lipcon et al.
patent: 4760553 (1988-07-01), Buckley et al.
patent: 4809234 (1989-02-01), Kawashiro
patent: 4825404 (1989-04-01), Theus
patent: 4899272 (1990-02-01), Fung et al.
IBM Technical Disclosure Bulletin, vol. 25, No. 3A (1982).
1987 IEEE International Solid-State Circuits Conference, pp. 286-287 and 430 (Feb. 27, 1987).
Digital Equipment Corporation
Elmore Reba I.
Levy Stuart S.
LandOfFree
Automatic sizing memory system with multiplexed configuration si does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic sizing memory system with multiplexed configuration si, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic sizing memory system with multiplexed configuration si will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1893735