Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2006-05-02
2006-05-02
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S407000, C327S099000
Reexamination Certificate
active
07038506
ABSTRACT:
A digital logic system includes a reset input for receiving a reset signal, and a clock input for receiving an externally generated main clock signal. An ancillary clock generator generates an ancillary clock signal. A clock selection multiplexer has a first input for receiving the externally generated main clock signal, a second input for receiving the internally generated ancillary clock signal, and an output for providing the externally generated main clock signal or the internally generated ancillary clock signal to a functional circuit. A resettable edge-triggered shift register has a first input for receiving the externally generated main clock signal, a second input for receiving the reset signal, and an output connected to the clock selection multiplexer for deselecting the internally generated ancillary clock signal and selecting the externally generated main clock signal after detecting a certain number of edges of the main clock signal following the reset signal.
REFERENCES:
patent: 5025387 (1991-06-01), Frane
patent: 5218704 (1993-06-01), Watts, Jr. et al.
patent: 5510741 (1996-04-01), Childs
patent: 5517109 (1996-05-01), Albean et al.
patent: 5652536 (1997-07-01), Nookala et al.
patent: 5801561 (1998-09-01), Wong et al.
patent: 5877636 (1999-03-01), Truong et al.
patent: 5912570 (1999-06-01), Kuusisto
patent: 5930516 (1999-07-01), Watts, Jr. et al.
patent: 6147537 (2000-11-01), Sasaki
patent: 6292038 (2001-09-01), Stachura et al.
patent: 6473852 (2002-10-01), Hanjani
patent: 6487668 (2002-11-01), Thomas et al.
patent: 6771100 (2004-08-01), Ishimi
patent: 6806755 (2004-10-01), Simmonds
patent: 6809556 (2004-10-01), Bronfer et al.
patent: 6891409 (2005-05-01), Furuya
Carlucci Fabio
Om Ranjan
Callahan Timothy P.
Jorgenson Lisa K.
STMicroelectronics Pvt. Ltd.
STMicroelectronics S.r.l.
LandOfFree
Automatic selection of an on-chip ancillary internal clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic selection of an on-chip ancillary internal clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic selection of an on-chip ancillary internal clock... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3581651