Automatic power vector generation for sequential circuits

Details Automatic power vector generation for sequential circuits Automatic power vector generation for sequential circuits

1995-04-28

1996-01-02

Voeltz, Emanuel T.

Boots, shoes, and leggings

364491, 364580, 364578, 371 27, G06F 1560

Patent

active

054814693

ABSTRACT:
A method for automatic power vector generation for sequential circuits produces input vectors for a power simulation required for accurate calculation of power dissipation of logic elements. More particularly, a worst-case-power-consumption logic vector pair for a sequential circuit is automatically generated by determining the worst-case-power-consumption logic vector pair, the second worst-case-power-consumption logic vector pair, up to the Nth worst-case-power-consumption logic vector pair in the combinational logic portion of the sequential circuit. The following is determined with respect to each of the N vector pairs: whether a feedback portion of a second logic vector in the logic vector pair is consistent with a feedback portion of a first logic vector output signal of the sequential circuit produced in response to a first logic vector in the logic vector pair, signifying that the second logic vector can be produced from the first logic vector; and, a setup vector sequence, for the first logic vector, of one or more logic vectors that when applied to the sequential circuit causes the feedback portion of the first logic vector to be produced, if such a setup sequence can be found. This procedure continues until for a particular logic vector pair the second logic vector can be produced from the first logic vector, and a setup sequence for the first logic vector has been found. The particular logic vector pair is then the worst-case-power-consumption logic vector pair. The worst-case-power-consumption logic vector pair and corresponding set-up vector sequence can then be used with a power simulation to find worst-case-power-consumption of the sequential circuit.

REFERENCES:
patent: 4827428 (1989-05-01), Dunlop et al.
patent: 4954951 (1990-09-01), Hyatt
patent: 5122800 (1992-06-01), Philipp
patent: 5162812 (1992-11-01), Aman et al.
patent: 5228040 (1993-07-01), Agrawal et al.
patent: 5237593 (1993-08-01), Fisher et al.
patent: 5345393 (1994-09-01), Ueda
IEEE Transitions on Computer-Aided Design, "Test Generation for Sequential Circuits", vol. 7, No. 10, by Hi-Keung Tony Ma et al, pp. 1081-1093 (Oct. 1988).
IEEE 1990 Custom Integrated Circuits Conference, "Estimation of Power Dissipation in CMOS Combinational Circuits" by Srinvas Devadas et al., pp. 19.7.1-19.7.6 (1990).
IEEE, "Estimating Dynamic Power Consumption of CMOS Circuits" by Mehmet A. Cirit, pp. 534-537 (1987).
IEEE, "Hercules" A Power Analyzer for MOS VLSI Circuits by Akhilesh Tyagi, University of Washington, Seattle, pp. 530-533 (1987).
25th ACM/IEEE Design Automation Conference, Paper 21.3, "Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits" by Richard Burch et al. (1988).

Affiliated with

Also associated with

Rating

Automatic power vector generation for sequential circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic power vector generation for sequential circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic power vector generation for sequential circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-240652