Automatic layout standard cell routing

Details Automatic layout standard cell routing Automatic layout standard cell routing

1996-11-01

1999-11-16

Trammell, James P.

Pulse or digital communications

Repeaters

Testing

G06F 1750

Patent

active

059870869

ABSTRACT:
A method of interconnecting transistors and other devices in order to optimize area of a layout of a cell while honoring performance constraints (1502) and enhancing yield starts with a prerouting step (152) that routes adjacent transistors using diffusion wiring (1506), routes power and ground nets (1508), routes aligned gates (1510), routes all remaining aligned source/drain nets as well as any special nets (1512). Next, all of the remaining nets are routed using an area based router (1408). Nets are order based on time criticality or net topology (1602). A routing grid is assigned for all the layers to be used in routing (1604). An initial coarse routing is performed (1606). Wire groups are assigned to routing layers (1608). Routing is improved and vias are minimized (1610). A determination is then made whether the routing solution is acceptable (1612). If the routintg solution is not acceptable, the routing space is expanded and routing costs and via costs are modifyied to improve the routing solution. Finally, the best routing solution is picked (1414).

REFERENCES:
patent: 4888299 (1989-12-01), Shiraishi et al.
patent: 5638288 (1997-06-01), Deeley
Chao C.Chen and Shau-Lim Chow, "The Layout Synthesizer: An Automatic Netlist-to-Layout System," In Proc.26th ACM/IEEE Design Automation Conf., Jun. 1989, pp. 232-238.
Chong-Leong Ong, Jeong-Tyng Li and Chi-Yuan Lo, "GENEC: An Automatic Cell Synthesis Tool," in Proc. 26th ACM/IEEE Design Automation Conf., Jun. 1989, pp. 239-244.
G. Lakhani and S. Rao., "A multiple row-based layout generator for CMOS cells," ISCAS-90, pp. 1697-1700.
M.Lefebvre and D.F.Skoll, "Picasso II: A CMOS leafe cell synthesis system, " in Proc. of International Workshop on Layout Synthesis, pp. 207-219, 1992.
A.Domic,S.Levitin,N,Phillips,C.thai,T.Shipple,D.Bhavsar,and C.Bissell,"Cleo:a CMOS layout generator," in Proc. of Intl.Conf. on Computer-Aided Design, pp. 340-343, 1989.
Y. Liao and S. Chow, "Routing considerations in symbolic layout synthesis," in Proc. of the 29th Design Automation Conference, pp. 682-686, 1992.
J.Kim, S.M.Kang, and S.S.Sapatnekar, "High performance CMOS macromodule layout synthesis," in proc. of Intl. Symposium on Circuits and Systems, vol. 4 of 6, pp. 179-182, 1994.
R.Bar-Yehuda,J.A.Feldman,R.Y.Pinter,S.Winder,"Depth-first-search and dynamic programming algorithms for efficient CMOS cell generation, "IEEE Trans.on Computer-Aided Des.of ICs & Sys., vol.8, No.7, Jul. 1989, pp. 737-743.
H.-R. Lin, H.-W. Perng, and Y.-C. Hsu, "Cell height reduction by routing over-the-cells," in Proc. of Intl. Symposium on circuits and Systems, pp. 2244-2247, 1992.
F. Moraes, N.Azemard, M. Robert, and D. Auivergne, "Flexible macrocell layout generator,"in Proc. of Physical Design Workshop, pp. 105-116, 1993.
B. Guan and C. Sechen, "Efficient standard cell generation when diffusion strapping is required," in Proc. of 5th Physical Design Workshop, pp. 268-272, 1996.
K. Tani, et al, "Two-Dimmensional Layout Synthesis for Large-Scale CMOS Circuits," in Proceedings of Intl. Conference on Computer-Aided Design, 1991, pp. 490-493.

Affiliated with

Also associated with

Rating

Automatic layout standard cell routing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic layout standard cell routing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic layout standard cell routing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1334034