Automatic instruction set architecture generation

Details Automatic instruction set architecture generation Automatic instruction set architecture generation

2011-06-28

2011-06-28

Dam, Tuan Q (Department: 2192)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C712S003000, C712S007000, C712S024000, C712S041000, C712S227000

Reexamination Certificate

active

07971197

ABSTRACT:
A digital computer system automatically creates an Instruction Set Architecture (ISA) that potentially exploits VLIW instructions, vector operations, fused operations, and specialized operations with the goal of increasing the performance of a set of applications while keeping hardware cost below a designer specified limit, or with the goal of minimizing hardware cost given a required level of performance.

REFERENCES:
patent: 4710867 (1987-12-01), Watanabe
patent: 5361373 (1994-11-01), Gilson
patent: 5530881 (1996-06-01), Inagami et al.
patent: 5696956 (1997-12-01), Razdan et al.
patent: 5819064 (1998-10-01), Razdan et al.
patent: 5835771 (1998-11-01), Veldhuizen
patent: 5933642 (1999-08-01), Greenbaum et al.
patent: 6016395 (2000-01-01), Mohamed
patent: 6035123 (2000-03-01), Razdan et al.
patent: 6058469 (2000-05-01), Baxter
patent: 6182206 (2001-01-01), Baxter
patent: 6233599 (2001-05-01), Nation et al.
patent: 6457173 (2002-09-01), Gupta et al.
patent: 6615340 (2003-09-01), Wilmot, II
patent: 6779107 (2004-08-01), Yates
patent: 7047394 (2006-05-01), Van Dyke et al.
patent: 7275246 (2007-09-01), Yates et al.
patent: 7278137 (2007-10-01), Fuhler et al.
patent: 7543119 (2009-06-01), Hessel et al.
patent: 2003/0005423 (2003-01-01), Chen et al.
patent: 2004/0117599 (2004-06-01), Mittal et al.
patent: 2006/0150170 (2006-07-01), Larin et al.
patent: 2008/0282064 (2008-11-01), Day et al.
patent: WO 00/46704 (2000-08-01), None
patent: WO 01/61576 (2001-08-01), None
Bruce K. Holmer and Alvin M. Despain, Viewing instruction set design as an optimization problem, [online], retrieved on Feb. 4, 2011. Retrieved from the Internet: <URL:http://portal.acm.org/citation.cfm?id=123497&amp%3Bamp%3Bcoll=portal&amp%3Bamp%3BdI=ACM&amp%3Bamp%3BCFID=20560523&amp%3Bamp%3BCFTOKEN=92140572>.
Haiyong Xie et al., Architectural analysis and instruction-set optimization for design of network protocol processors [online], retrieved on Feb. 4, 2011, pp. 153-162. Retrived from the Internet: <URL: http://portal.acm.org/citation.cfm?id=944703>.
Ronald A. Thisted, Computer Architecture [online], retrieved on Feb. 4, 2011, pp. 1-5. Retrieved from the Internet: <URL: http://galton.uchicago.edu/˜thisted/Distribute/comparch.pdf>.
Ohtsuki, et al., “HW/SW Cooperative Design System PEAS-II for VLIW Processors”,Information Processing Society Symposium Series, Information Processing Society of Japan, Jul. 16, 1998, vol. 98, No. 9, pp. 53-58.
Aditya et al., “Automatic Architectural Synthesis of VLIW and EPIC Processors”, System Synthesis 1999 Proceeding, 12th Int'l Symp., San Jose, CA, Nov. 10-12, 1999.
Compton et al., “Configurable Computing: A Survey of Systems and Software”, Technical Report, Northwestern University, Dept. of ECE 1999.
Fisher et al., “Custom-fit Processors: Letting Applications Define Architectures”, Proceedings of the Annual IEEE/ACM Int'l Symp. on Microarchitecture, pp. 324-335, Dec. 2, 1996.
Hauck et al., “The Chimaera Reconfigurable Functional Unit”, Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 1997.
Huang et al., “Synthesis of Application Specific Instruction Sets”, IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, IEEE Inc., NY, 14(6):663-675.
Jain et al., “ASIP Design Methodologies: Survey and Issues”, 14th International Conference on VLSI Design, pp. 76-81, Jan. 3-7, 2001.
Razdan et al., “A High-Performance Microarchitecture with Hardware-Programmable Function Units”, Proceedings of MICRO-27, Nov. 1997.
Wang et al., “Hardware/Software Instruction Set Configurability for System-on-Chip Processors”, Proceedings of Design Automation Conference, 2001.

Affiliated with

Also associated with

Rating

Automatic instruction set architecture generation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic instruction set architecture generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic instruction set architecture generation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2702397