Automatic I/O address assignment

Details Automatic I/O address assignment Automatic I/O address assignment

1985-10-28

1988-03-08

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 900

Patent

active

047302518

ABSTRACT:
An automatic address assignment system has a plurality of I/O devices coupled to a bus. Each device contains a unique machine-readable identifier which is used to select the device for address assignment. The identifier is a binary bit string. Each bit position in the bit string is selected by the host in a serial manner with the host specifying which binary value is being solicited. All devices whose identifier digit matches the solicited value respond positively and remain in contention for address assignment. The other devices will not respond and drop out of contention for address assignment until the sequence is restarted from the first bit. After the bit sequence is completed, the address for that device is bused to the device, and the sequence is restarted from the first bit until all devices have been assigned an address.

REFERENCES:
patent: 4360870 (1982-11-01), McVey
patent: 4468729 (1984-09-01), Schwartz
patent: 4630224 (1986-12-01), Sollman
patent: 4633392 (1986-12-01), Vincent et al.

Affiliated with

Also associated with

Rating

Automatic I/O address assignment does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic I/O address assignment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic I/O address assignment will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-233642