Excavating
Patent
1995-10-06
1999-06-08
Nguyen, Hoa T.
Excavating
371 274, G01R 3128
Patent
active
059109580
ABSTRACT:
The disclosure concerns the automatic generation of test vectors for a sequential circuit which is expressible as a finite state machine having a combinatorial part and sequential elements. A functional generation of test vectors is performed using a high level functional specification of the finite state machine. Fault simulation may be used to provide a list of possible faults not covered by the vectors generated functionally. A structural generation performed on the combinatorial part in respect of the listed faults provides test vectors for all the remaining faults except those which are due to redundancy in the circuit. The high level specification can be modified for the purpose of test generation without modifying its functionality to add transitions corresponding to the structurally generated vectors and the functional generation may be performed on the modified specification to provided a final set of test vectors. The disclosed method enables the automatic generation of text vectors without any design modification and providing a high fault coverage with fewer design constraints.
REFERENCES:
patent: 4625310 (1986-11-01), Mercer
patent: 4627057 (1986-12-01), Schmidt et al.
patent: 4969148 (1990-11-01), Nadeau-Dostie et al.
patent: 4991176 (1991-02-01), Dahbura et al.
patent: 5163016 (1992-11-01), Harel et al.
patent: 5257268 (1993-10-01), Agrawal et al.
patent: 5291495 (1994-03-01), Udell, Jr.
patent: 5297066 (1994-03-01), Mayes
patent: 5588008 (1996-12-01), Nakata
A. K. Susskind Lehigh University, "Diagnostics for Logic Networks", IEEE Spectrum, Oct. 1973, pp. 40-44.
Melvin Breuer, "New Concepts in Automated Testing of Digital Circuits", G. Musgrave editor, Computer-Aided Design of Digital Electronic Circuits and Systems, North-Holland Publishing Company, ECSC, EEC, EAEC, Brussels & Luxemburg 1979, pp. 57-79.
Verma et al, "Automatic Test-Generation and Test-Varification of Digital Systems", Burroughs Corporation Mission Viejo, California, pp. 149-157.
"An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits", P. Goel, IEEE Transactions on Computers, vol. C-30, No. 3, Mar. 1981.
"A Logic Structure for LSI Testability," E. Eichelburger and T. Williams, Proceedings 14th Design Automation Conference, Jun. 1977, pp. 358-364.
"Dynamic Testing of Control Units," C. Robach and G. Saucier, IEEE Transactions on Computers, vol. C-27, Jul. 1978, pp. 617-623.
"Dynamic Testing of Control Units," C. Bobach and G. Saucier IEEE Transactions on Computers, vol. 27, Jul. 1978, pp. 617-662.
"Functional Level Primitives in Test Generation," M. Breuer and A. Friedman, IEEE Transactions on Computers, vol. C-29, pp. 223 and 224, Mar. 1980.
"Synthesis and Optimization Procedures for Fully and Easily Testable Sequential Machines," S. Davadas and K. Ma, 1988, International Test Conference, paper 31.1, pp. 621-630.
"An Imcomplete Scan Design Approach to Test Generation for Sequential Machines," H. Ma et al., 1988 International Test Conference, paper 35.2, pp. 730-734.
"Digital Systems Testing and Testable Design", Abramovici et al., (Computer Science Press 1990) pp. 131-155.
"Redundancies and Don't Cares in Sequential Logic Synthesis," Devadas et al., 1989 International Test Conference, paper 22.1, pp. 491-500.
Jay Christian Y.
Poirot Franck J.
Nguyen Hoa T.
VLSI Technology Inc.
LandOfFree
Automatic generation of test vectors for sequential circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic generation of test vectors for sequential circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic generation of test vectors for sequential circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1686879