Data processing: structural design – modeling – simulation – and em – Modeling by mathematical expression
Reexamination Certificate
2006-10-17
2006-10-17
Rodriguez, Paul L. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Modeling by mathematical expression
C370S283000
Reexamination Certificate
active
07124064
ABSTRACT:
An apparatus and method of implementing a circuit representing a complex polynomial equation in a hardware description language (HDL) for implementing an ASIC (Application Specific Integrated Circuit) is provided. A serial circuit representing the complex polynomial equation is implemented in a software program. The serial circuit implementation is simulated to produce a plurality of parallel equations that are mapped into HDL with ASCII strings. In one embodiment, the complex polynomial equation is a Bose-Chaudhuri-Hocquenghem (BCH) code utilized in forward error correction circuitry.
REFERENCES:
patent: 4597083 (1986-06-01), Stenerson
patent: 4873688 (1989-10-01), Maki et al.
patent: 5051999 (1991-09-01), Erhart et al.
patent: 5363379 (1994-11-01), Eckenrode et al.
patent: 5574717 (1996-11-01), Tomizawa et al.
patent: 5583499 (1996-12-01), Oh et al.
patent: 5642367 (1997-06-01), Kao
patent: 5673279 (1997-09-01), Oskouy et al.
patent: 5710782 (1998-01-01), Weng
patent: 5818855 (1998-10-01), Foxcroft
patent: 5844918 (1998-12-01), Kato
patent: 5905664 (1999-05-01), Ko et al.
patent: 5920711 (1999-07-01), Seawright et al.
patent: 6199188 (2001-03-01), Shen et al.
patent: 6286123 (2001-09-01), Kim
patent: 6385751 (2002-05-01), Wolf
patent: 6571368 (2003-05-01), Chen
patent: 6683855 (2004-01-01), Bordogna et al.
patent: 6684350 (2004-01-01), Theodoras, II et al.
patent: 6684364 (2004-01-01), Cameron
patent: 6751743 (2004-06-01), Theodoras, II et al.
patent: 2002/0165962 (2002-11-01), Alvarez et al.
Witold Litwin, Thomas Schwarz, LH*rs: A High-Availability Scalable Distributed Data Structure using Reed Solomon Codes, ACM 2000, pp. 237-248.
Anna Hac, Xiaoyang Chu, “A New Cell Loss Recovery Method Using Forward Error Correction in ATM Networks” 1998 International Journal Of Network Mangement, pp. 87-103.
Shu Lin and Daniel J. Costello, Jr., “Error Control CodingFundamentals and Applications,” Prentice-Hall, Inc. Englewood Cliffs, New Jersey, Chapter 6, pp. 141-183.
Christian Schuler, “Code Generation Tools For Hardware Implementation Of FEC Circuits”, 6thInternational Conference on Electronics, Circuits and Systems ICECs 99, Paphos, Cyprus, Greece, Sep. 5-8, 1999.
Campbell Stephenson Ascolese LLP
Cisco Technology Inc.
Craig Dwin M.
Rodriguez Paul L.
LandOfFree
Automatic generation of hardware description language code... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic generation of hardware description language code..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic generation of hardware description language code... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3706697