Automatic delay and high velocity sensing system

Details Automatic delay and high velocity sensing system Automatic delay and high velocity sensing system

1980-03-06

1983-05-24

Thesz, Joseph M.

Electrical pulse counters, pulse dividers, or shift registers: c

Applications

Control

324178, 377 9, 377 20, 377 45, G06M 302

Patent

active

043852270

ABSTRACT:
A circuit consisting of five cascaded binary coded decimal, UP-DOWN circuits with associated gates, a first input causes the counters to count up, at a 10 Mhz rate until any second input, which latches into memory the accumulated time in the counters, and causes the counters to count down at 5 Mhz rate, when the counters reach zero an output pulse, suitable for triggering photo flash strobes is generated.

REFERENCES:
patent: 2382981 (1945-08-01), Edgerton
patent: 2989695 (1961-06-01), Heaney
patent: 3158854 (1964-11-01), Keen et al.
patent: 3492570 (1970-01-01), Tanzman
patent: 3497683 (1970-02-01), Jordan et al.
patent: 3824463 (1974-07-01), Oehler
patent: 3914580 (1975-10-01), Watson et al.
patent: 4031373 (1977-06-01), Beckwith
patent: 4296471 (1981-10-01), Goux

Affiliated with

Also associated with

Rating

Automatic delay and high velocity sensing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic delay and high velocity sensing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic delay and high velocity sensing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2147484