Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2008-06-18
2011-11-08
Garbowski, Leig (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S113000, C716S130000, C716S134000
Reexamination Certificate
active
08056042
ABSTRACT:
An automatic delay adjusting method of a semiconductor integrated circuit includes placing a dummy wiring to a layout data and connecting the dummy wiring to a target wiring between a first cell and a second cell which is a timing violation occurs for the target wiring in the layout data. The dummy wiring connection includes replacing the dummy wiring with a dummy wiring cell having first and second pins corresponding to both ends of the dummy wiring, cutting the target wiring to generate first and second target wirings, connecting the first and second target wirings to the first and second pins, respectively, and replacing the dummy wiring cell with the dummy wiring to provide a wiring that is connected with the dummy wiring to the cut target wiring.
REFERENCES:
patent: 6209121 (2001-03-01), Goto
patent: 6637014 (2003-10-01), Casavant
patent: 6951007 (2005-09-01), Kaida
patent: 7039890 (2006-05-01), Takechi et al.
patent: 7069528 (2006-06-01), Kovacs et al.
patent: 7191416 (2007-03-01), Hulbert et al.
patent: 7200831 (2007-04-01), Kitabayashi
patent: 7278126 (2007-10-01), Sun et al.
patent: 7392496 (2008-06-01), Schultz et al.
patent: 7735043 (2010-06-01), Ueda
patent: 2005/0110130 (2005-05-01), Kitabayashi et al.
patent: 2006/0168551 (2006-07-01), Mukuno
patent: 2007/0272949 (2007-11-01), Shinomiya et al.
patent: 2003-273221 (2003-09-01), None
patent: 2005-86153 (2005-03-01), None
Garbowski Leig
McGinn IP Law Group PLLC
Renesas Electronics Corporation
LandOfFree
Automatic delay adjusting method for semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic delay adjusting method for semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic delay adjusting method for semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4294038