Automatic creation of vias in electrical circuit design

Details Automatic creation of vias in electrical circuit design Automatic creation of vias in electrical circuit design

2008-07-25

2011-12-27

Whitmore, Stacy (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Pcb, mcm design

C716S130000

Reexamination Certificate

active

08086991

ABSTRACT:
This invention is directed to a methodology of creating and detecting crossings of conductive traces on different layers of an integrated circuit or a conducting trace over a device contact during a system. Values are stored by the system simulator corresponding to the galvanic potential or same “net,” and then by a set of rule based instructions the vias are automatically displayed, correct-by-construction, and via connections between the traces, or the trace and device contact, to short circuit the paths. The via structure will not be created if it will short-circuit a conducting trace not associated with the net in question. By connecting traces on different layers using automatically created via structures so as not to short circuit other net traces, errors are eliminated and design cycles reduced when compared to a manual design scheme of inserting via connections. There is a number of useful variations that can be applied to the via structure automatically created. There is also an interactive mode which allows the via to be easily resized by the use of familiar control handles.

REFERENCES:
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4829446 (1989-05-01), Draney
patent: 6584608 (2003-06-01), Kumada et al.
patent: 7302661 (2007-11-01), Beattie et al.
patent: 7305648 (2007-12-01), Petunin et al.
patent: 7409666 (2008-08-01), Almeida et al.
patent: 7454734 (2008-11-01), Uchida
patent: 7543262 (2009-06-01), Wang et al.
patent: 2002/0035720 (2002-03-01), Kitamura et al.
patent: 2002/0083407 (2002-06-01), Suzuki et al.
patent: 2002/0162079 (2002-10-01), Igarashi et al.
patent: 2003/0014725 (2003-01-01), Sato et al.
patent: 2003/0115568 (2003-06-01), Miller et al.
patent: 2004/0210862 (2004-10-01), Igarashi et al.
patent: 2004/0225986 (2004-11-01), Lin et al.
patent: 2004/0268283 (2004-12-01), Perry et al.
patent: 2005/0086623 (2005-04-01), Becker et al.
patent: 2005/0086626 (2005-04-01), Sato et al.
patent: 2005/0251770 (2005-11-01), Frank et al.
patent: 2006/0136856 (2006-06-01), Tang et al.
patent: 2006/0195809 (2006-08-01), Cohn et al.
patent: 2007/0130553 (2007-06-01), Wang et al.
patent: 2008/0034342 (2008-02-01), Petunin et al.
patent: 2009/0024977 (2009-01-01), Hetzel et al.
patent: 2010/0042957 (2010-02-01), Ueda

Affiliated with

Also associated with

Rating

Automatic creation of vias in electrical circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic creation of vias in electrical circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic creation of vias in electrical circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4258837