Boots – shoes – and leggings
Patent
1992-05-04
1994-02-15
Dixon, Joseph L.
Boots, shoes, and leggings
364DIG1, 36424341, 395400, G06F 1200, G06F 1300
Patent
active
052874818
ABSTRACT:
According to the invention, a chipset is provided which powers up in a default state with cacheing disabled and which writes permanently non-cacheable tags into tag RAM entries corresponding to memory addresses being read while cacheing is disabled. Even though no "valid" bit is cleared, erroneous cache hits after cacheing is enabled are automatically prevented since any address which does match a tag in the tag RAM, is a non-cacheable address and will force retrieval directly from main memory anyway. Two cache tag test modes are also described, as is a cache sizing algorithm.
REFERENCES:
patent: 4493026 (1985-01-01), Olnowich
patent: 4831520 (1989-05-01), Rubinfeld et al.
patent: 4831581 (1989-05-01), Rubinfeld
patent: 5091845 (1992-02-01), Rubinfeld
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5095428 (1992-03-01), Walker et al.
patent: 5097532 (1992-03-01), Borup et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5157774 (1992-10-01), Culley
patent: 5182802 (1993-01-01), Dillard
OPTi, Inc. HiD/386 AT Chipset High Integration Direct Mapped Cache AT 82C381/82C382D-25/33 Data Book (Nov. 1989).
Buchanan, "A Highly Integrated VLSI Chip Set For EISA System Design", Silicon Valley Personal Computer Design Conference Proceedings, Jul. 9-10, 1991, pp. 293-306.
Asta Frank J.
Dixon Joseph L.
OPTi Inc.
LandOfFree
Automatic cache flush with readable and writable cache tag memor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic cache flush with readable and writable cache tag memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic cache flush with readable and writable cache tag memor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1214793