Boots – shoes – and leggings
Patent
1991-12-19
1995-05-09
Elmore, Reba I.
Boots, shoes, and leggings
3642435, 364DIG1, G06F 1212
Patent
active
054148278
ABSTRACT:
According to the invention, a chipset is provided which powers up in a default state with caching disabled and which writes permanently non-cacheable tags into tag RAM entries corresponding to memory addresses being read while caching is disabled. Even though no "valid" bit is cleared, erroneous cache hits after caching is enabled are automatically prevented since any address which does match a tag in the tag RAM, is a non-cacheable address and will force retrieval directly from main memory anyway.
REFERENCES:
patent: 4426682 (1984-01-01), Rife et al.
patent: 4493026 (1985-01-01), Olnowich
patent: 4713755 (1987-12-01), Worley, Jr. et al.
patent: 4794523 (1988-12-01), Adan et al.
patent: 4831520 (1989-05-01), Rubinfeld et al.
patent: 4831581 (1989-05-01), Rubinfeld
patent: 4833599 (1989-05-01), Colwell et al.
patent: 4847758 (1989-07-01), Olson et al.
patent: 4920477 (1990-04-01), Colwell et al.
patent: 4953073 (1990-08-01), Moussouris et al.
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5008813 (1991-04-01), Crane et al.
patent: 5045998 (1991-09-01), Begun et al.
patent: 5057837 (1991-10-01), Colwell et al.
patent: 5091845 (1992-02-01), Rubinfeld
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5091850 (1992-02-01), Culley
patent: 5095428 (1992-03-01), Walker et al.
patent: 5097532 (1992-03-01), Borup et al.
patent: 5113506 (1992-05-01), Moussouris et al.
patent: 5119485 (1992-06-01), Ledbetter et al.
patent: 5157774 (1992-10-01), Culley
patent: 5210850 (1993-05-01), Kelly et al.
patent: 5247648 (1993-09-01), Watkins et al.
patent: 5276833 (1994-01-01), Auvinen et al.
patent: 5293603 (1994-03-01), MacWilliams et al.
Buchanan, "A Highly Integrated VLSI Chip Set for EISA System Design", Silicon Valley Personal Computer Design Conference Proceedings, Jul. 9-10, 1991, pp. 293-306.
MicroDesign Resources, Inc., "PC Chip Sets" (1992), Chap. 4.
Intel Corp., 8235ODT EISA Chip Set (Sep. 1991).
Intel Corp., 82350 EISA Chip Set, Peripheral Components, Data Book (Jul. 1990).
Intel Corp.,i486 Processor Hardware Reference Manual (1990), pp. 6-1 through 6-39.
Texas Instruments Corp., TACT84500 EISA Chip Set, Preview Bulletin (1991).
OPTi, Inc., OPTi-386WB PC/AT Chipset (82C391/82C392/82C206), Data Book, Version 1.2 (Mar. 28, 1991).
Cypress Semiconductor Corp., CMOS BiCMOS Data Book (Mar. 1, 1991), pp. 2-297 through 2-315 (CY7B180/CY7B181).
OPTi, Inc., "HiD/386 at Chipset High Integration Direct Mapped Cache at 82C381/82C382D-25/33" (1989) (With Schematic).
Elmore Reba I.
OPTi Inc.
LandOfFree
Automatic cache flush does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic cache flush, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic cache flush will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1712517