Patent
1991-04-15
1997-04-29
Swann, Tod R.
395471, G06F 1212
Patent
active
056257937
ABSTRACT:
A cache bypass mechanism automatically avoids caching of data for instructions whose data references, for whatever reason, exhibit low cache hit ratio. The mechanism keeps a record of an instruction's behavior in the immediate past, and this record is used to decide whether its future references should be cached or not. If an instruction is experiencing bad cache hit ratio, it is marked as non-cacheable, and its data references are made to bypass the cache. This avoids the additional penalty of unnecessarily fetching the remaining words in the line, reduces the demand on the memory bandwidth, avoids flushing the cache of useful data and, in parallel processing environments, prevents line thrashing. The cache management scheme is automatic and requires no compiler or user intervention.
REFERENCES:
patent: 4433374 (1984-02-01), Hanson et al.
patent: 4500954 (1985-02-01), Duke et al.
patent: 4663742 (1987-05-01), Andersen et al.
patent: 4888679 (1989-12-01), Fossum et al.
patent: 4937738 (1990-06-01), Uchiyama et al.
patent: 4942518 (1990-07-01), Weatherford et al.
patent: 4970643 (1990-11-01), Cramm
patent: 5014188 (1991-05-01), Kawamura
Silberschatz & P.B. Galvin, Operating System Concepts, pp. 319-324 (4th ed., Addison-Wesley Publishing Co. (1994).
J. Handy, The Cache Memory Book, pp. 55-60 (Academic Press, Inc., 1993).
Clark et al., "Adaptive Data Staging Mechanism in a Virtual Storage System", IBM Technical Disclosure Bulletin, vol. 17, No. 1, Jun. 1974, pp. 210-214.
Gonzalez Floyd A.
International Business Machines - Corporation
McGinn Sean M.
Peikari J.
Swann Tod R.
LandOfFree
Automatic cache bypass for instructions exhibiting poor cache hi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic cache bypass for instructions exhibiting poor cache hi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic cache bypass for instructions exhibiting poor cache hi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-714191