Multiplex communications – Communication techniques for information carried in plural... – Byte assembly and formatting
Reexamination Certificate
2006-05-23
2006-05-23
Duong, Frank (Department: 2666)
Multiplex communications
Communication techniques for information carried in plural...
Byte assembly and formatting
C370S907000
Reexamination Certificate
active
07050463
ABSTRACT:
An automatic bit-rate detection scheme (30) for use in SONET/SDH transceivers (12, 14) that uses only one clocking frequency (clk), is all digital, and requires less than 250 microseconds to detect a new data bit-rate. The present invention analyzes events that are guaranteed to be present in all SONET data streams. A1 and A2 framing bytes (22,24) occur at 125 microseconds intervals in all SONET signals. The bit transitions in the framing bytes represent the minimum transition intervals of the received data. The present invention examines this bit interval to determine the operating frequency of the received data. A set of combinational logic circuits (70, 80, 90) are used to detect specific data bit patterns which appear in the A1 and A2 SONET framing bytes, such as “010” and “101”. The combinational circuit looks for specific patterns of data bits occurring at a specific communication rate. Latches (76, 86, 96) capture the pulses that are generated by the combinational circuits each time that the particular bit pattern is detected. After sufficient time is passed, the output of the capturing latches indicates which data rates have been detected and logic determines the received data bit-rate, (52, 100). A multi-rate chip is then responsively set to communicate at the highest rate detected. The data can be shifted in serially or in parallel.
REFERENCES:
patent: 5081654 (1992-01-01), Stephenson et al.
patent: 6466886 (2002-10-01), Marmur
patent: 6526109 (2003-02-01), Chang et al.
patent: 6631144 (2003-10-01), Johansen
Belot et al, A 3.3-V Power Adaptiver 1244/622/155 Mbit/s Transceiver for ATM, SONET/SDH, IEEE pp. 1047-1058, 1998.
Seo et al, A 3V Low Power 156/622/1244 Mbps CMOS Parallel Clock and Data Recovery Circuit for Optical Communications, IEICE, pp. 1720-1727, 2000.
J. Christoph Scheytt, “A 0.155-, 0.622-, and 2.488-Gb/s Automatic Bit-Rate Selecting Clock and Data Recovery IC for Bit-Rate Transparent SDH Systems” IEEE Journal of Solid-State Circuits, vol. 34, No. 12, pp. 1935-1943, Dec. 1999.
OC-48/24/12/3 Sonet/SDH Multi-Rate Transceiver, Texas Instruments Product Review Revision 3.1.
Cho James B.
Hartjes Harry W.
Brady III W. James
Duong Frank
Moore J. Dennis
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Automatic bit-rate detection scheme for use on SONET... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic bit-rate detection scheme for use on SONET..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic bit-rate detection scheme for use on SONET... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3524523