Automatic alignment of macro cells

Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S118000, C716S120000

Reexamination Certificate

active

08086985

ABSTRACT:
In a particular embodiment, a method is disclosed that includes detecting a first pitch between at least two lines (e.g. a power line and a ground line) of a first reference macro. The method also includes generating a virtual grid based on the first pitch and aligning at least a second macro to the virtual grid.

REFERENCES:
patent: 5754826 (1998-05-01), Gamal et al.
patent: 2005/0138595 (2005-06-01), Khakzadi et al.
patent: 2008/0178135 (2008-07-01), Wu et al.
patent: 2010/0229140 (2010-09-01), Strolenberg et al.
International Search Report and Written Opinion—PCT/US2009/057440—International Search Authority—European Patent Office, Jan. 11, 2010.
Sapatnekar S. S., et al., “Congestion-Aware Topology Optimization of Structured Power/Ground Networks,” IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, IEEE Service Center, Piscataway, NJ, US, vol. 24, No. 5, May 1, 2005, pp. 683-695, XP011130814.
Singh J., et al., “A fast Algorithm for power grid design,” Proceedings of the International Symposium on Physical Design—Proceedings of ISPD ' May 2005 International Symposium on Physical Design 2005 Association For Computing Machinery US, 2005, pp. 70-77, XP002561674.
Singh J., et al., “Partition-based Algorithm for Power Grid Design Using Locality,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems IEEE, USA, vol. 25, No. 4, Apr. 2006, pp. 664-677, XP002561675.
International Search Report and Written Opinion—PCT/US2009/057440—International Search Authority—European Patent Office, Jan. 11, 2010.
Sapatnekar S. S., et al., “Congestion-Aware Topology Optimization of Structured Power/Ground Networks,” IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, IEEE Service Center, Piscataway, NJ, US, vol. 24, No. 5, May 1, 2005, pp. 683-695, XP011130814.
Singh J., et al., “A fast Algorithm for power grid design,” Proceedings of the International Symposium on Physical Design—Proceedings of ISPD ' May 2005 International Symposium on Physical Design 2005 Association For Computing Machinery US, 2005, pp. 70-77, XP002561674.
Singh J., et al., “Partition-based Algorithm for Power Grid Design Using Locality,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems IEEE, USA, vol. 25, No. 4, Apr. 2006, pp. 664-677, XP002561675.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Automatic alignment of macro cells does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automatic alignment of macro cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic alignment of macro cells will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4301110

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.