Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2008-09-23
2011-12-27
Whitmore, Stacy (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S118000, C716S120000
Reexamination Certificate
active
08086985
ABSTRACT:
In a particular embodiment, a method is disclosed that includes detecting a first pitch between at least two lines (e.g. a power line and a ground line) of a first reference macro. The method also includes generating a virtual grid based on the first pitch and aligning at least a second macro to the virtual grid.
REFERENCES:
patent: 5754826 (1998-05-01), Gamal et al.
patent: 2005/0138595 (2005-06-01), Khakzadi et al.
patent: 2008/0178135 (2008-07-01), Wu et al.
patent: 2010/0229140 (2010-09-01), Strolenberg et al.
International Search Report and Written Opinion—PCT/US2009/057440—International Search Authority—European Patent Office, Jan. 11, 2010.
Sapatnekar S. S., et al., “Congestion-Aware Topology Optimization of Structured Power/Ground Networks,” IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, IEEE Service Center, Piscataway, NJ, US, vol. 24, No. 5, May 1, 2005, pp. 683-695, XP011130814.
Singh J., et al., “A fast Algorithm for power grid design,” Proceedings of the International Symposium on Physical Design—Proceedings of ISPD ' May 2005 International Symposium on Physical Design 2005 Association For Computing Machinery US, 2005, pp. 70-77, XP002561674.
Singh J., et al., “Partition-based Algorithm for Power Grid Design Using Locality,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems IEEE, USA, vol. 25, No. 4, Apr. 2006, pp. 664-677, XP002561675.
International Search Report and Written Opinion—PCT/US2009/057440—International Search Authority—European Patent Office, Jan. 11, 2010.
Sapatnekar S. S., et al., “Congestion-Aware Topology Optimization of Structured Power/Ground Networks,” IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, IEEE Service Center, Piscataway, NJ, US, vol. 24, No. 5, May 1, 2005, pp. 683-695, XP011130814.
Singh J., et al., “A fast Algorithm for power grid design,” Proceedings of the International Symposium on Physical Design—Proceedings of ISPD ' May 2005 International Symposium on Physical Design 2005 Association For Computing Machinery US, 2005, pp. 70-77, XP002561674.
Singh J., et al., “Partition-based Algorithm for Power Grid Design Using Locality,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems IEEE, USA, vol. 25, No. 4, Apr. 2006, pp. 664-677, XP002561675.
Dimyan Magid
Gallardo Michelle
QUALCOMM Incorporated
Talpalatsky Sam
Velasco Jonathan T.
LandOfFree
Automatic alignment of macro cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic alignment of macro cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic alignment of macro cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4301110