Excavating
Patent
1995-12-21
1999-01-12
Decady, Albert
Excavating
395500, 371 274, G06F 1100
Patent
active
058599622
ABSTRACT:
A system for verifying design of a digital system. A digital system, which receives input vectors and produces output vectors, is simulated. The invention generates a sequence of synthesized input vectors, and applies them to the simulated system. These input vectors cause changes in internal variables, and the output vectors. The invention also independently computes the values which internal variables and output vectors are expected to assume. The invention then compares the simulated internal and output variables with the computed values. If they agree, the simulation is assumed to function properly.
REFERENCES:
patent: 4873705 (1989-10-01), Johnson
patent: 4937765 (1990-06-01), Shupe
patent: 5247651 (1993-09-01), Clarisse
patent: 5299202 (1994-03-01), Vaillancourt
patent: 5325309 (1994-06-01), Halaviati
patent: 5345450 (1994-09-01), Saw et al.
patent: 5410548 (1995-04-01), Millman
patent: 5426770 (1995-06-01), Nuber
patent: 5446742 (1995-08-01), Vahabi
patent: 5485471 (1996-01-01), Bershteyn
patent: 5513344 (1996-04-01), Nakamura
patent: 5561762 (1996-10-01), Smith et al.
patent: 5572666 (1996-11-01), Whitman
patent: 5581739 (1996-12-01), FitzPatrick
patent: 5583786 (1996-12-01), Needham
patent: 5586046 (1996-12-01), Feldbaumer
patent: 5633879 (1997-05-01), Potts et al.
Marshall Darrin J.
Nguyen Chinh Kim
Schlesinger Steven J.
Tipon Donald G.
De'cady Albert
NCR Corporation
Welte Gregory A.
LandOfFree
Automated verification of digital design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automated verification of digital design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated verification of digital design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1523658