Automated method and system for designing an optimized integrate

Details Automated method and system for designing an optimized integrate Automated method and system for designing an optimized integrate

1995-07-05

1998-06-09

Trans, Vincent N.

Boots, shoes, and leggings

364490, 364489, G06F 1750

Patent

active

057645329

ABSTRACT:
An automated method and system for designing an integrated circuit are disclosed which construct an initial substrate layout of the integrated circuit in response to receipt of a high-level functional description of an integrated circuit. The initial substrate layout, which includes a number of subcircuits electrically connected by a number of interconnects, is constructed based upon estimated timing characteristics of the subcircuits. Next, particular subcircuits are arranged to optimize performance of the substrate layout of the integrated circuit. Performance characteristics of the substrate layout, including timing characteristics of the number of subcircuits and resistive and capacitive characteristics of the number of interconnects, are then determined. In response to a determination of the performance characteristics of the substrate layout, operating power levels of selected subcircuits and resistances of selected interconnects are adjusted to optimize performance of the substrate layout. Thereafter, the step of determining performance characteristics of the substrate layout is repeated. In response to the repeated determination of the performance characteristics of the substrate layout, routing of the number of interconnects electrically connecting the number of subcircuits is finalized. Thus, performance of the substrate layout of the integrated circuit is optimized by iteratively refining the initial substrate layout utilizing performance characteristic data.

REFERENCES:
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4698760 (1987-10-01), Lemback et al.
patent: 4701860 (1987-10-01), Mader
patent: 4792909 (1988-12-01), Serlet
patent: 4890238 (1989-12-01), Klein et al.
patent: 4949275 (1990-08-01), Nonaka
patent: 5119314 (1992-06-01), Hotta et al.
patent: 5150309 (1992-09-01), Shaw et al.
patent: 5157618 (1992-10-01), Ravindra et al.
patent: 5164907 (1992-11-01), Yabe
patent: 5187668 (1993-02-01), Okude et al.
patent: 5208764 (1993-05-01), Rusu et al.
patent: 5212653 (1993-05-01), Tanaka
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5222031 (1993-06-01), Kaida
patent: 5283753 (1994-02-01), Schucker et al.
patent: 5349542 (1994-09-01), Brasen et al.
patent: 5371684 (1994-12-01), Ladonato et al.
patent: 5392221 (1995-02-01), Donath et al.
patent: 5404312 (1995-04-01), Tawada
patent: 5459673 (1995-10-01), Carmean et al.
patent: 5507029 (1996-04-01), Granato et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5596605 (1997-01-01), Steinweg et al.
Brechling, George E., "Automatic Circuit Generation . . . " Nov. 4, 1975, 940 O.G. 11.

Affiliated with

Also associated with

Rating

Automated method and system for designing an optimized integrate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automated method and system for designing an optimized integrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated method and system for designing an optimized integrate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2208894