Automated development of timing diagrams for electrical circuits

Details Automated development of timing diagrams for electrical circuits Automated development of timing diagrams for electrical circuits

1991-11-12

1995-01-10

Powell, Mark R.

Boots, shoes, and leggings

364578, G06F 1562

Patent

active

053815246

ABSTRACT:
A computer-implemented method and apparatus that automates the entry, modification, and verification of timing diagrams for electrical circuits. The computer-implemented method and apparatus also provides an automated mechanism for analyzing these timing diagrams and verifying that the timing relationships specified for the circuit are met using the parts selected for the circuit.

REFERENCES:
patent: 4554536 (1985-11-01), Jackson
patent: 4744084 (1988-05-01), Beck et al.
patent: 4873647 (1989-10-01), Banki et al.
patent: 4876655 (1989-10-01), Carlton et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 4937827 (1990-06-01), Beck et al.
patent: 4977514 (1990-12-01), Bush
patent: 5095454 (1992-03-01), Huang
patent: 5105374 (1992-04-01), Yoshida
patent: 5168455 (1992-12-01), Hooper
patent: 5239493 (1993-08-01), Sherman
Rosenberger, "Logic Calc", IEEE Conf., Mar. 1988, pp. 133-137.
Rao, "Typical Applications of Microcomputer Spreadsheets to EE Problems", IEEE Trans on Educ., Nov. 1984, pp. 237-242.
Huelsman, "EE Applications of Microcomputer Spreadsheet Analysis Programs", IEEE Trans. on Educ., May 1984, pp. 86-92.
Hayns, "Circuit Design with Lotus 1-2-3", Byte, Fall 1985, pp. 143-156.
Spooner, "Signal Processing Using Spreadsheet Software", Oceans '88 Conf., Nov. 1988, pp. 283-286.
El-Hajj et al, "A Spreadsheet Simulation of Logic Networks", IEEE Trans. on Educ., Feb. 1991, pp. 43-46.
Page, "Vantage Spreadsheet", EURO ASIC '90 Conf., Jun. 1990, pp. 181-186.
Seppanen, "Special Purpose Simulator Development", 1990 Winter Simulation Conf., Dec. 1990, pp. 67-71.
Hara et al, "Timing Analysis Improves Efficiency of ASIC Design", EDN, May 26, 1988, pp. 195-201.
Goering, "Apple Chases Elusive EDA", EET, Jul. 2, 1990, p. 1.
Semiconductor Industry & Business Survey, Aug. 26, 1991.
Gogesch, "Logic Simulators Exhibit Different Levels of Device Characterization", EDN, Oct. 13, 1988, pp. 213-217.
Benedict et al, "Logic Simulator in an Introductory Course", IEEE Proc., Sep. 1991, p. 760.
Goering, "VHDL Simulator Provides Interactive Verification", Computer Design, May 15, 1988, p. 24(1), summary.
Garner, "Doctor Design Speeds Timing Analysis in Circuit Board Design", p. 15(1).
Garner, "Doctor Design Updates dU/dt", MacWeck, Oct. 22, 1991, p. 22(1).
Weiss, "Dr. Design Prescribes dU/dt", EET, Apr. 23, 1990, p. 56, full text.
Microsoft Works User's Guide, Microsoft Corp., pp. 103-173.
Test Systems Strategies, Inc., "Strategies, For Owners and Users of ATE and CAE Systems, DAC Special Edition 18," 1990, pp. 1-11.

Affiliated with

Also associated with

Rating

Automated development of timing diagrams for electrical circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automated development of timing diagrams for electrical circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated development of timing diagrams for electrical circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-857427