Automated development of timing diagrams for electrical circuits

Details Automated development of timing diagrams for electrical circuits Automated development of timing diagrams for electrical circuits

1994-12-08

1996-11-19

Tung, Kee Mei

Boots, shoes, and leggings

364488, 395326, G06F 300

Patent

active

055769799

ABSTRACT:
A computer-implemented method and apparatus that automates the entry, modification, and verification of timing diagrams for electrical circuits. The computer-implemented method and apparatus also provides an automated mechanism for analyzing these timing diagrams and verifying that the timing relationships specified for the circuit are met using the parts selected for the circuit.

REFERENCES:
patent: 4554536 (1985-11-01), Jackson
patent: 4648002 (1987-03-01), Johnson et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4789962 (1988-12-01), Berry et al.
patent: 4873647 (1989-10-01), Banki et al.
patent: 4876655 (1989-10-01), Carlton et al.
patent: 4924430 (1990-05-01), Zasio et al.
patent: 4937827 (1990-06-01), Beck et al.
patent: 4977514 (1990-12-01), Bush
patent: 5095454 (1992-03-01), Huang
patent: 5105374 (1992-04-01), Yoshida
patent: 5168455 (1992-12-01), Hooper
patent: 5239493 (1993-08-01), Sherman
Advanced Interface Design Guide, IBM, Jun. 1989, pp. 95-99.
Exhibit B: "dV/dt Timing Diagram Accelerator-Users Guide-Version 3.0 for Use with MS-DOS", Dr. Design, Inc., Nov. 15, 1991.
Exhibt C: Electronic Design, "Timing Analyzer Serves as Spreadsheet", Apr. 26, 1990.
Exhibit D: "dV/dt (product box facsimile)", Version 2.0, Mar., 1990.
Exhibit E: "It's About Time", Chronology Corp. advertisement, Nov., 1990.
Exhibit F: Electronic Products, "Software Automates Timing Diagrams", pp. 22-23, 29-30 and close-up of p. 29, Nov., 1990.
Exhibit G: "It's About Time", Chronology Corp. brochure, Nov., 1990.
Exhibit H: Gaetano Borriello, "A New Interface Specification Methodology and its Application to Transducer Synthesis", University of California, 1988.
Exhibit I: "Cedrus Manual Created from Help File", Apr. 1995 and TD software, Cedrus, Dec. 1989.
Exhibit 3: "dV/dt Timing Diagram Editor-User's Guide 1.0 for Use with the Apple Macintosh", Engineerium, La Jolla, CA, dated 1988.
Exhibit 4: "dV/dt Timing Diagram Editor-Tutorial 1.0 for Use with the Apple Macintosh", Engineerium, La Jolla, CA, dated 1988.
Exhibit 5: "dV/dt Timing Diagram Accelerator-User's Guide-Version 2.0 for Use with the Apple Macintosh", Dr. Design, Inc., San Diego, CA, dated 1989, 1990.
Exhibit 6: "Finally! A Spreadsheet That Makes Complex Timing Analysis Easy", advertisement, Personal Computing Tools, Los Gatos, CA, Jul. 14, 1995.
Exhibit 7: "Finally! A Spreadsheet That Makes Complex Timing Analysis Easy", 162,Dv/dt, Final Copy, Personal Computing Tools, Los Gatos, CA, Jan. 13, 1990.
Exhibit 8: "dV/dt Timing Diagram Accelerator-The Digital Designer's Spreadsheet", Dr. Design, Inc., San Diego, CA, Jul. 14, 1995.
Exhibit 9: "Cedrus Timing Diagram-User Guide", Cedrus, Tigard, OR, dated 1988, 1989 (pp. 1, 6-9, 17-19).
Exhibit 10: "Cedrus Timing Diagram-User Guide", Cedrus, Tigard, OR, dated 1988, 1989.
Exhibit 12: "A New Interface Specification Methodology and its Application to Transducer Synthesis", thesis, Gaetano Borriello, Report No. UCB/CSD 88/430, CA, May 26, 1988, (entire document).
Rosenberger, "Logic Calc", IEEE Conf., Mar. 1988, pp. 133-137.
Rao, "Typical Applications of Microcomputer Spreadsheets to EE Problems", IEEE Trans on Education, Nov. 1984, pp. 237-242.
Huelsman, "EE Applications of Microcomputer Spreadsheet Analysis Programs", IEEE Trans on Education, May 1984, pp. 86-92.
Hayns, "Circuit Design with Lotus 1-2-3-", Byte, Fall 1985, pp. 143-156.
Spooner, "Signal Processing Using Spreadsheet Software", Oceans '88 Conference, Nov. 1988, pp. 283-286.
EL-HAJJ et al., "A Spreadsheet Simulation of Logic Networks", IEEE Trans. on Education, Feb. 1991, pp. 43-46.
Page, "Vantage Spreadsheet", EURO ASIC '90 Conference, Jun. 1990, pp. 181-186.
Seppanen, "Special Purpose Simulator Development", 1990 Winter Simulation Conference, Dec. 1990, pp. 67-71.
Hara et al., "Timing Analysis Improves Efficiency of ASIC Design", EDN, May 26, 1988, pp. 195-201.
Goering, "Apple Chases Elusive EDA", EET, Jul. 2, 1990, p. 1.
Semiconductor Industry & Business Survey, Aug. 26, 1991.
Gogesch, "Logic Simulators Exhibit Different Levels of Device Characterization", EDN, Oct. 13, 1988, pp. 213-217.
Benedict et al., "Logic Simulator in an Introductory Course", IEEE Proc., Sep. 1991, p. 760.
Goering, "VHDL Simulator provides Interactive Verification", Computer Design, May 15, 1988, p. 24(1), summary.
Garner, "Doctor Design Speeds Timing Analysis in Circuit Board Design", p. 15(1).
Garner, "Doctor Design Updates dU/dt", MacWeek, Oct. 22, 1991, p. 22(1).
Weiss, "Dr. Design prescribes dU/dt", EET, Apr. 23, 1990, p. 56, full text.
Microsoft Works User's Guide, Microsoft Corp., pp. 103-173.
Test Systems Strategies, Inc., "Strategies, for Owners and Users of ATE and CAE Systems, DAC Special Edition 18", 1990 pp. 1-11.

Affiliated with

Also associated with

Rating

Automated development of timing diagrams for electrical circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Automated development of timing diagrams for electrical circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated development of timing diagrams for electrical circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-546029